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A B S T R A C T
Relentless technology downscaling and recent technological advance-
ments in three dimensional integrated circuit (3D-IC) provide a promis-
ing prospect to realize heterogeneous system-on-chip (SoC) and ho-
mogeneous chip multiprocessor (CMP) based on the networks-on-
chip (NoCs) paradigm with augmented scalability, modularity and
performance. In many cases in such systems, scheduling and man-
aging communication resources are the major design and implemen-
tation challenges instead of the computing resources. Past research
efforts were mainly focused on complex design-time or simple heuris-
tic run-time approaches to deal with the on-chip network resource
management with only local or partial information about the network.
This could yield poor communication resource utilizations and amor-
tize the benefits of the emerging technologies and design methods.
Thus, the provision for efficient run-time resource management in
large-scale on-chip systems becomes critical. This thesis proposes a
design methodology for a novel run-time resource management infras-
tructure that can be realized efficiently using a distributed architecture,
which closely couples with the distributed NoC infrastructure. The
proposed infrastructure exploits the global information and status
of the network to optimize and manage the on-chip communication
resources at run-time.
There are four major contributions in this thesis. First, it presents a
novel deadlock detection method that utilizes run-time transitive clo-
sure (TC) computation to discover the existence of deadlock-equivalence
sets, which imply loops of requests in NoCs. This detection scheme,
TC-network, guarantees the discovery of all true-deadlocks without
false alarms in contrast to state-of-the-art approximation and heuristic
approaches. Second, it investigates the advantages of implementing
future on-chip systems using three dimensional (3D) integration and
presents the design, fabrication and testing results of a TC-network
implemented in a fully stacked three-layer 3D architecture using a
through-silicon via (TSV) complementary metal-oxide semiconduc-
tor (CMOS) technology. Testing results demonstrate the effectiveness
of such a TC-network for deadlock detection with minimal computa-
tional delay in a large-scale network. Third, it introduces an adaptive
strategy to effectively diffuse heat throughout the three dimensional
network-on-chip (3D-NoC) geometry. This strategy employs a dynamic
programming technique to select and optimize the direction of data
manoeuvre in NoC. It leads to a tool, which is based on the accurate
HotSpot thermal model and SystemC cycle accurate model, to simulate
the thermal system and evaluate the proposed approach. Fourth, it
ii
presents a new dynamic programming-based run-time thermal man-
agement (DPRTM) system, including reactive and proactive schemes, to
effectively diffuse heat throughout NoC-based CMPs by routing packets
through the coolest paths, when the temperature does not exceed
chip’s thermal limit. When the thermal limit is exceeded, throttling is
employed to mitigate heat in the chip and DPRTM changes its course
to avoid throttled paths and to minimize the impact of throttling on
chip performance.
This thesis enables a new avenue to explore a novel run-time re-
source management infrastructure for NoCs, in which new methodolo-
gies and concepts are proposed to enhance the on-chip networks for
future large-scale 3D integration.
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Thesis Chapters
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1
I N T R O D U C T I O N
1.1 motivation and objective
The continuing advances in technology scaling over the past decades
have led to important improvements in the portability, size and perfor-
mance of electronic products, but with some real communication chal-
lenges. Increases in design complexity, system-wide synchronisation
issues, larger process-voltage-temperature (PVT) variation, increased
vulnerability to errors and increases in the global interconnect delay
are all examples of the design challenges. These challenges led the
very large scale integration (VLSI) designers to adopt a communication
centric design with a systematic and structured approach to communi-
cate in system-on-chip (SoC). This can be achieved through modularity,
plug-and-play, intellectual properties (IP) core reuse and standard
interfaces (e.g., open core protocol (OCP) and advanced extensible
interface (AXI)) with hybrid synchronous and asynchronous schemes
(i.e., globally asynchronous locally synchronous (GALS) systems).
The networks-on-chip (NoCs) became the choice of communication
paradigm for SoCs and chip multiprocessors (CMPs) design to tackle
many of the challenges associated with technology scaling. NoCs play
an important role by providing a scalable, flexible and power efficient
solution to integrate tens of IP cores in a single chip. For example, Intel
80-tile teraFLOPS [157] and Tilera 64-tile TILEPro [10] are multicore
processor chips built on top of network-on-chip (NoC) communication
fabric. Migrating from on-chip point-to-point and bus-based commu-
nication schemes to network schemes opens doors for research topics
such as network topology selection, application mapping, data routing
algorithms, fault-tolerant routing, quality of service (QoS), monitor-
ing, debugging, etc. Some of these, such as topology selection and
application mapping, can be tackled at design-time; while others, like
adaptive routing and fault-tolerant routing algorithms, require design
and run-time awareness.
In addition, shrinking feature size to the deep submicron tech-
nologies enables smaller and denser IP core design and thus allows
increasing the number of cores integrated in a single chip. In terms
of delay, however, scaling favours logics and short interconnects more
than global interconnects for a constant die size, as shown in Figure
1.1. Therefore, data (messages or packets) transmitted using planar
NoC with a large number of cores will suffer from bigger delay be-
cause of the increase of hop count and the global interconnects delay.
The advent of the multi-level integrated circuit (IC) using three di-
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mensional (3D) VLSI [135, 63, 106] opens a new prospect for design
of on-chip networks by providing a new dimension to exploit novel
geometric integration of silicon dies. A variety of vertical cross-die
interconnection techniques are being developed [58]. In particular, the
through-silicon via (TSV) [144, 20, 95] of three dimensional integrated
circuit (3D-IC) connecting multiple die/wafer layers in a single chip
provides opportunities to increase the integration capacity and also
reduces the lengths of global interconnects. However, increases in
yield and heat mitigation are major issues facing the 3D integration
advancements. In particular, thermal issues are exacerbated by the
advent of 3D integration. This will worsen the figures reported in
[148] which state that over 50% of electronic product failures can be
accounted for by thermal issues and hotspot formations.
Figure 1.1: The trend of logic delay and interconnect delay with technology
scaling (source data: ITRS [3]).
Moreover, on-chip system complexity grows significantly with con-
tinued increasing transistor density caused by aggressive technology
scaling and the additional tightly coupled physical layers imposed
by 3D integration. Therefore communication resources management
in such complex systems becomes a major challenge. Examples of
pervasive NoCs services that might require run-time management are
dynamic packets routing, thermal diffusion, thermal management,
fault-tolerant routing, managing the voltage and frequency islands,
etc. This thesis argues that in-depth understanding of the NoC ar-
chitecture is of vital importance to enable the designer to exploit
the underlying architecture and find new efficient solutions for such
challenges. The primary objective of this thesis is the exploration of
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innovative methods that maximize the on-chip networks performance
while complying to some design constraints.
This thesis also argues that with such an increase in the on-chip sys-
tem complexity, design time methods may not be able to fully utilize
the underlying hardware resources to dynamically adapt to the traffic,
power and thermal constraints. The thesis aims to propose a design
methodology that advocates the use of a run-time management infras-
tructure that can be realized using a distributed architecture which
closely couples with the NoC infrastructure. This infrastructure can be
defined and built to produce run-time solutions for different NoC based
systems challenges. The work investigates several NoCs challenges, in
particular: runtime deadlock detection, optimized thermal-aware rout-
ing and thermal-management of complex 3D multi-core systems. It
can be extended using a similar methodology to tackle other run-time
issues such as fault-tolerant routing, managing and optimizing the
voltage and frequency islands.
1.2 structure of the thesis
The thesis is organised into seven chapters, as follows:
Chapter 2 provides on-chip network theory, architecture design
and modelling to enable the reader to understand the motivation
and the choices made in the subsequent chapters. It also reviews
the emerging technologies that promise profound change in on-chip
communication architecture. In addition, different methodologies and
techniques for designing NoCs from various leading research groups
and VLSI companies are reviewed.
Chapter 3 studies deadlock detection and recovery in networks-on-
chip, as opposed to deadlock avoidance. It presents a new deadlock
detection method that utilizes run-time transitive closure computation
to discover the existence of deadlock-equivalence sets which imply
loops of requests in NoCs. A distributed transitive closure (TC)-network
architecture, which couples with the NoC architecture, is also presented
to realize the detection mechanism efficiently. The parallel compu-
tation and network convergence properties of the TC network are
discussed. Evaluation results using a cycle-accurate simulator and syn-
thesis tools are presented. Detailed hardware realization architectures
and schematics are offered.
Chapter 4 quantifies the advantages of using three dimensional
networks-on-chip (3D-NoCs) compared to two dimensional networks-
on-chip (2D-NoCs), using different design measures for different net-
work sizes. Specifically, the average shortest paths length, network
performance and deadlock formation rate are studied for 3D-NoCs
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and 2D-NoCs. Moreover, the chapter presents the design and the chip
fabrication results of the proposed 3D TC-network used for run-time
deadlock detection. The prototype consisted of three tiers stacked in a
single chip and interconnected using TSV technology.
Chapter 5 studies thermal variations and hotspot formations in
the three dimensional network-on-chip (3D-NoC) stacked chip. It in-
troduces an adaptive strategy to effectively diffuse heat throughout
the 3D geometry. This strategy employs a dynamic programming net-
work to select and optimize the direction of data manoeuvre in a NoC.
This led to developing a tool chain, which is based on the accurate
HotSpot thermal model and SystemC cycle accurate model, to simulate
the thermal system and evaluate the proposed approach. Evaluation
results using the developed tool chain are presented.
Chapter 6 proposes an adaptive, collaborative dynamic programming-
based run-time thermal management (DPRTM) system for NoCs. It man-
ages the routing workload dynamically to achieve thermal mitigation
and control. Reactive and proactive schemes are interchanging to op-
timize the routing pathways depending on the critical temperature
thresholds and the traffic developments. When the thermal limit is vi-
olated, DPRTM responds by throttling the routers where violation took
place. The proposed DPRTM is evaluated and compared with other
run-time thermal management (RTM) systems in terms of adaptation
efficiency and thermal regulation.
Chapter 7 summarises the contributions of this thesis and directions
for future work are identified.
1.3 statement of originality
I have published a large amount of the work in this thesis in conference
proceedings and journals. The materials have been explained in four
major divisions, which are covered in separate chapters. Each chapter
has an introductory section and related work section. The introduction
in each chapter describes the rationale and contributions in further
detail, while the related work sections present and discuss works per-
tinent to the issues addressed in the chapter. The main contributions
of this thesis are listed as follows:
• Proposing a novel deadlock detection method that utilizes run-
time transitive closure computation to discover the existence of
deadlock-equivalence sets in NoCs. This detection scheme guar-
antees the discovery of all true-deadlocks without false alarms,
in contrast with state-of-the-art approximation and heuristic
approaches. A distributed TC-network architecture, which cou-
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ples with the NoC architecture, is also presented to realize the
detection mechanism efficiently [14].
• Introducing a deadlock-equivalence set criterion for detecting
loops of packet requests and presenting a new deadlock detec-
tion scheme to discover the existence of deadlock-equivalence
sets based on TC computation. Detailed hardware realization ar-
chitectures and schematics are presented. The proposed method
is rigorously evaluated using a cycle-accurate simulator and syn-
thesis tools to demonstrate the effectiveness of the TC-network
based detection method compared to the time-out mechanism.
Experimental results confirm the merits and the effectiveness of
the proposed method. It drastically outperforms timing-based
deadlock detection mechanisms by eliminating false detections
and, thus, reduces energy wastage in retransmission for various
traffic scenarios including real-world application [19].
• Quantifying the effectiveness of using 3D-NoCs compared to
2D-NoCs using different design measures for different network
sizes. The average shortest paths length, network performance
(throughput and saturation injection rate) and deadlock forma-
tion rate all show a considerable improvement when adopting
3D-NoCs compared to 2D-NoCs [15].
• Introducing the design of TC-network architecture and its imple-
mentation, using three-layer 3D-IC. The vertical inter-unit commu-
nication is achieved by means of TSV. The three-layer chip proto-
type is fabricated using 150nm complementary metal-oxide semi-
conductor (CMOS) technology. Prototype testing results demon-
strated the TC-network is effective and detects deadlock rapidly
in a NoC platform [115, 116].
• Proposing a new adaptive strategy to effectively diffuse heat
throughout the 3D geometry. This strategy employs a dynamic
programming network to select and optimize the direction of
data manoeuvre in a NoCs. This led to developing a tool chain,
which is based on the accurate HotSpot thermal model and Sys-
temC cycle accurate model, to simulate the thermal system and
evaluate the proposed approach. The evaluation results demon-
strated that the proposed approach can significantly diffuse the
hotspots from a 3D geometry and maximum temperature can be
reduced by 4oC [18, 17].
• Proposing a novel adaptive, collaborative dynamic programming-
based thermal management system for NoC (DPRTM). The system
manages the routing workload dynamically to achieve thermal
mitigation and control. Routing in DPRTM adapts in two modes:
coolest path-first (CPF) and least throttled paths-first (LTPF). The
first mode is active while the chip works within the thermal limit
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and aims to diffuse heat from the 3D chip geometry and prevent
thermal hotspots for as long as possible. When the thermal limit
is violated, DPRTM responds by throttling the routers where vio-
lation takes place. This action introduces irregularity in terms
of communication performance in the network. Thus, DPRTM
adapts to this irregularity by changing its routing strategy to
give priority to the least throttled paths in order to minimize the
performance impact of throttling. Since the proposed routing
adaptation strategy is resilient to any throttling taking place, a
distribute clock throttling strategy is employed in the DPRTM. The
proposed DPRTM is rigorously evaluated and the results show
that it overcomes other RTM systems in terms of adaptation effi-
ciency and thermal regulation. Results show that DPRTM achieves
up to 33% improvement in throughput compared to other RTM
systems for 3D-NoC under the same thermal constraints [16].
2
B A C K G R O U N D A N D L I T E R AT U R E R E V I E W
2.1 introduction
In recent years, there has been an increasing interest in designing and
developing SoC and CMP in order to deliver new levels of performance
under strong time-to-market pressure while also achieving cuts in
system costs. This requires the use of appropriate design method-
ologies, including incorporating a proper on-chip communication
fabric to interconnect existing components in a plug-and-play man-
ner. SoC is a single chip IC that integrates heterogeneous components,
e.g., general purpose microprocessors, digital signal processing (DSP),
memories (static random-access memory (SRAM), Flash), application
specific logic (ASL) and any other IP cores, in order to provide feasi-
ble solutions to a variety of design problems. On the other hand, a
CMP IC consists of several homogeneous processor blocks to build a
high performance processor. In recent years, industry chip vendors
demonstrate an increasing concentration in multi-core products by
releasing new processors with greater core counts. The state-of-the-art
communication models to interconnect these SoC’s and CMP’s building
blocks (IP cores) are either point-to-point or bus-based schemes [33].
However, the latest advancements in VLSI circuit design have height-
ened the need for different on-chip communication architecture to
handle the increasingly large number of IP cores integrated in a single
silicon chip. There is also an increased demand in bandwidth require-
ments of the on-chip communication fabrics to match the increase on
the integrated IP cores and thus assist high core utilization. Moreover,
technology downscaling at the deep submicron level decreases logic
(transistors) delays but increases interconnect delays, in particular the
global interconnect [76]. Global interconnects are used to transmit data
across a chip. Therefore, it is becoming increasingly difficult to rely on
the state-of-the-art on-chip communication schemes to fulfil different
system requirements in terms of scalability, modularity, parallelism
and synchronization while still complying with the time-to-market
pressure. Thus provision for a communication-centric approach to
design complex SoCs becomes vital [133, 126].
Recently, NoC emerged as a new on-chip communication paradigm
to alleviate the limitations of the point-to-point and bus-based inter-
connection schemes. This chapter briefly introduces the basic concepts
and theory behind the NoC paradigm in order that the reader can
understand the motivation and the choices made in the context of this
work. In the literature, there are prominent research efforts devoted to
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addressing different on-chip network challenges and also a consider-
able number of different architectures have been proposed. A review
for a variety of NoC architectures are presented and discussed in this
chapter. The contributions of this chapter are as follows:
• Providing basic concept and theory behind the NoC’s architecture,
components, flow control, deadlock and livelock (Section 2.3 to
2.6)
• Reviewing NoC emerging technologies like three dimensional in-
tegration, optical interconnect and wireless interconnect (Section
2.7).
• Presenting a comprehensive survey of various NoC architecture
and routing algorithms proposed by a number of leading re-
search groups and VLSI design companies (Section 2.8).
• Surveying and presenting the different features of the available
NoC simulator platforms
2.2 networks-on-chip (nocs)
NoC emerged as a new on-chip communication paradigm for SoC
and CMP design. This new paradigm transmits packets between on-
chip cores through a network of interconnected routers (a.k.a. switch)
instead of using the classical point-to-point and bus-based intercon-
nection, see Figure 2.1. NoC provides a scalable, flexible, high perfor-
mance and power efficient solution to integrate hundreds of IP cores
in a single silicon chip like SoC and CMP. Each of the IP cores can be
an implementation of processor cores, memory modules, DSP blocks
and embedded reconfiguration modules that consist of millions of
transistors [141, 78]. In essence, NoCs are similar to interconnection
networks for parallel computers with multiple processors. However,
in the latter each IP is an individual chip and the communication takes
place at the printed board level that integrated them. Whereas in NoC,
all the components are integrated in a single chip and this make NoC
design challenging under tighter area and power constraints. The past
decade has seen rapid advances in the NoC field through an abundance
of research papers [55, 133, 68, 35, 103], books [130, 90, 42, 36] and
successful implementation projects [157, 59, 10].
2.3 components of nocs
An on-chip interconnection network consist of a router at every node,
connected to neighbour via interconnects (on-chip wiring) and a
network interface (NI) to bind each IP core to a router. The NoC main
components (router, link and NI) are interconnected with IP cores to
form a SoC or CMP. However, NoC has also been widely used as an
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Figure 2.1: General network-on-chip (NoC) structure
abbreviation to include all on-chip networks [92]. The four on-chip
components are commonly called ’Tile’ in a tile-based chip design
approach, where one tile is designed and then replicated to perform a
complex on-chip system. The chip is divided into tiles, each with an
IP core, NI, router and links.
The layout pattern of interconnections of all on-chip components
is called network topology. Many topologies exist in the literature to
constitute SoCs, the simplest being the shared bus and ring. Figure
2.2 shows different NoCs topologies along with the classical shared
bus; some of these are general purpose and one is application specific.
The selection of the appropriate topology will follow SoC and CMP
design constraints such as performance, area, power, locality of traffic
and quality of service. There follows a brief description of each of the
on-chip components:
2.3.1 Router
An on-chip router is a block of logic that connects to other routers in
the network through a number of links (interconnections) and to a lo-
cal IP core (processing core) through NI. The router relays any received
traffic (’traffic’ refers to data transmitted through the network, also
called packets or messages) towards the intended destination based
on the address information stored on the received packet and its rout-
ing policy. The generic router microarchitecture consists of a set of
input buffers, route computation unit, switch allocator, crossbar switch
and a set of output buffers [90]. Other specific implementations may
comprise also virtual channels (VCs) and pipelining different router
functionality to improve throughput. However these extra functionali-
ties will increase the router delay which is a primary contributor to the
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overall NoC latency. Many router architectures exist [52, 61, 130, 92].
Figure 2.3 shows a block diagram for a typical credit-based router
microarchitecture. Credits are basically the book-keeping of the local
buffer state (occupied or empty) which is used to allocate buffer space.
In the router, as received packets travel downstream on a link, credits
travel upstream to allow access to buffers that have just emptied. The
router building blocks in Figure 2.3 can be classified, based on their
functionality, into two groups [52]. The first group represent the datap-
ath and consists of input buffers, a crossbar switch and output buffers.
The rest of the blocks represent the control unit and are responsible
for administering the progress of packets through the resources of the
datapath.
2.3.2 Link
A link is the interconnection medium (wiring) between neighbour
routers in the network. To date, all NoC prototypes have used repeaters
to improve signal reach of wires and conventional full-swing signals
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Figure 2.3: A typical network-on-chip (NoC) router microarchitecture [92]
[92]. As a result of the abundance of on-chip wiring resources, links
tend to be wider in on-chip networks compared to off-chip networks.
Several emerging interconnect materials, e.g., nanowires, graphene
nanoribbons, optical and wireless are listed in ITRS 2001 Edition [4]
along with potential advantages and the primary concerns.
2.3.3 Network Interface
The NI serves as a gateway between the local IP core and other parts of
the NoC. It is an interface wrapper that decouples computation (local
IP core) attached in one face from the communication (local router)
attached to the other face. NI enables passing messages (bidirectional)
between routers and IP cores. This task involves performing two main
operations [92]. If data is received from the local IP, the NI divides
the data into suitable size packets (packetisation), adds the necessary
header information and pushes them sequentially to the NoC through
the attached router. On the other hand, if packets are received from
the local router (coming from some source IP core through the NoC),
then the NI starts assembling them after removing any unnecessary
header information and sends the data to the local IP core.
2.3.4 Intellectual Property Core
An IP core in the electronic design context means a reusable block of
logic or data which can be used as building blocks in the design flow
of application-specific integrated circuit (ASIC) or field-programmable
gate array (FPGA). A central processing unit (CPU), DSP block, memory,
ethernet controllers and input/output (I/O) interface are all examples
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of heterogeneous IP cores. The on-chip communication fabric (usually
NoC) has to hold to standardized protocols so IP cores are designed in
an abstracted way from the communication infrastructure. With this
IP cores can be plug-and-play in the design to compose SoCs and CMPs
[33].
2.4 nocs flow control
Flow control is basically the mechanism that decides the allocation of
network resources to the data passing through the network. A good
flow control mechanism assigns network resources to the traversing
data in an efficient way in order that higher bandwidth and lower
average delay can be achieved in the network. The resources are
buffers and links while the data could be messages or in smaller
granularities such as packets and flits. A message can be segmented
into one or more packets (depending on the size of the message and
the maximum packet size allowed by the network); see Figure 2.4.
Consequently, each packet is divided into fixed-length flits1. Each
packet consists of head flit, body (or data) flit(s) and tail flit. The
head and tail flits are the envelope required to deliver the letter
(data flits) to the intended destination through the network. Some
flow control mechanisms operate at message granularity, like circuit-
switching techniques, and others operate at packet level, like store and
forward and cut-through [92]. However, the popular flow control in the
NoC community operates at the flit level, like wormhole and virtual
channels. The following sections discuss these different flow control
techniques.
 
Packet rd # 
Head flit Body flits Tail flit 
Flit ID 
Legend: 
rd: routing  
# : packet sequence 
ID: flit type (Head, 
Body or Tail) Phit 
Payload 
Message n Message n+1 
Header 
Figure 2.4: An illustration of message segmentation to packets, flits and phits.
These different granularities of data representation are directly
associated with the resource allocation of different flow control
technique [52].
1 short for flow control units
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2.4.1 Message-Based Flow Control
A typical example operating at the message level is the circuit-switching
technique. The flow control in this technique works to allocate all the
required links (channels) across multiple hops ahead of any payload
transfer [90]. This is equivalent to establishing a path between any
communication pair (source and destination) which is accomplished
by sending the packet header first. Once a path is established, the
source can start sending one or more packets along the path to the des-
tination. When the data transfer is finished, the path is torn down by
deallocating the reserved channels. One advantage of circuit-switching
is that it requires no overhead for packetisation, packet header process-
ing or packet buffering and thus savings can be achieved in terms of
area and power. Conversely, the time to setup a path in this technique
has a very adverse effect on the overall network performance (through-
put and latency) as during this time the resources will be reserved,
but used neither for data transfer nor are available to be used by
other clients. However, apart from the path setup face, the hop-by-hop
delay to acquire channels is avoided. The setup face delay time can
be amortized if the data need to be transferred is sufficiently large.
In general, circuit-switching suffers from poor network bandwidth
utilization [36, 68].
2.4.2 Packet-Based Flow Control
In packet-based flow control, the network’s resources are allocated
at the level of the packets. In contrast to circuit-switching, this will
increase network bandwidth utilization. However, in packet-switching
flow control, each message must be segmented into suitably sized
packets (packetisation). These packets are not necessarily the same
size and each of them will traverse the network towards the target
destination independently. Therefore, there is a possibility of the desti-
nation receiving packets in the wrong order. This will require an extra
hardware overhead at the destination to ensure ordering. In addition,
packet-switching requires sufficient buffers in each channel at each
node to store traversing packets. These requirements are difficult to
meet on NoC with tight area and power budgets. There are two types
of packet switching flow control [92]; store and forward and cut-through.
2.4.2.1 Store and Forward
The store and forward flow control mechanism implies that each router
waits to receive a full packet before forwarding it to the next hop in the
network. Thus, each router channel must be equipped with a number
of buffers sufficient to store a full packet. In addition to the higher
area and power budget required to implement such a mechanism on
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NoC, it causes a considerable delay at each hop if the packet size is
large.
2.4.2.2 Virtual Cut-Through
The virtual cut-through flow control reduces the delay overhead at
each hop by allowing a packet to proceed to the next router before
receiving the full packet at the current router. However, a packet cannot
be forwarded by the current router to the downstream router unless
the latter has enough storage to hold the full packet [92]. Therefore,
bandwidth and buffers are still allocated at the packet granularity.
Interestingly, Intel single-chip cloud computer (SCC) prototype uses
this kind of flow control [141, 143].
2.4.3 Flit-Based Flow Control
In the flit-based flow control mechanism, the network’s resources
are allocated at the flits level. In contrast to packet-switching, this
will increase network bandwidth utilization and reduces the storage
requirements in each router. Allocating resources at the flits level
allows the on-chip router to comply with the tight area and power
budgets of on-chip network. This made it very popular in different
NoC implementations. The flow control at this level is called wormhole.
2.4.3.1 Wormhole
In wormhole flow control, network resources allocation takes place
at the flits level. This makes it feasible for on-chip networks as it is
possible to use a relatively small number of flit-buffers in each router
even for large packet sizes. The packets in wormhole flow control
are divided into smaller flits. A header flit is routed first and the
rest will follow it in a pipeline manner, allowing a packet to occupy
several channels simultaneously [129]. Thus, wormhole reduces the
number of buffers required in each router, a desirable feature for NoCs.
However, wormhole makes networks more prone to blocking and
deadlock [112, 124] as relatively long packets will span over several
hops. If a long packet is blocked during its flight to the destination,
many physical resources will be blocked and consequently cannot be
used by other traversing packets [52].
2.4.3.2 Virtual Channels
To overcome the blocking problem of the wormhole flow control, each
physical channel is associated with several VCs (flit buffers). This al-
lows other packets to use the physical channel even if some other
packets are blocked [53]. Similar to wormhole, the resources allocation
occurs at the flits levels and thus a header flit is routed first and the
rest follow it in a pipeline manner. Unlike wormhole, associating each
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physical channel to a number of logical channels (virtual channels)
allows packets to pass blocked packets by making use of the idle chan-
nels bandwidth. VCs are very important for network optimization and
management purposes such as throughput improvements, QoS, pri-
oritization, head-of-line blocking mitigation and deadlock avoidance
[156]. However, implementing VCs can be costly due to the storage
requirements (number of buffers) per router and the necessary control
logic circuit.
2.5 routing algorithms
Given a particular network topology, routing is responsible for choos-
ing a path between any two communicating nodes (source-destination
pair). Selection of the routing algorithm is crucial to achieving good
network performance. An effective routing algorithm must take the
following into consideration: load balancing, throughput, latency, fault-
tolerance, deadlocks, livelocks and, above all, the limited resources
available on chip (area and power budgets). Despite that fact that an
abundance of routing algorithms have been proposed in the literature
[52, 92], the dimension-ordered routing (DOR) algorithm (also known
as XY routing for two dimensional (2D) mesh) is the most commonly
used in NoCs because of its simplicity. In DOR routing a message navi-
gates the network dimension-by-dimension. Routing algorithms can
be classified into three kinds: deterministic, oblivious and adaptive
[52]. This is based on how the routing algorithm chooses between the
available set of paths (PS,D) from source node (S) to destination node
(D).
2.5.1 Deterministic
Regardless of how many paths are available and the network (links
and routers) status, deterministic routing always selects the same path
between a given source and destination pair. DOR and source routing
are typical examples of deterministic routing algorithms [92]. These
kinds of algorithms perform a poor load balancing over the network
if the traffic is unbalanced. In spite of this, DOR routing is commonly
used because it is easy to implement and can easily guarantee freedom
from deadlock.
2.5.2 Oblivious
This kind of routing algorithm sends messages (or packets) from S
to D using different paths; however, it is unaware of the network’s
present status (congested, faulty). A routing algorithm that distributes
the traffic uniformly across all available paths (PS,D) is an example of
oblivious routing [36].
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2.5.3 Adaptive
As the name implies, adaptive routing adapts to the network’s state
and accordingly selects a path to route a message. Thus the network’s
state is the criterion for decision making. Different adaptive routing
algorithms have been proposed [52, 61] and mainly they differ in
which network’s state they take into consideration. For example, for
a fault tolerant design the link/router state (up or down) matters
most, while for performance driven design the available resources
(buffers) in the downstream routers are important. Other factors, such
as load balancing, energy saving, heat diffusion, power supply noise
minimization or a combination of these, could be the route selection
criterion for the adaptive routing. Moreover, employing temporal and
spatial information of these factors could yield different outcomes
and thus it is the responsibility of the designer, constrained by the
application and the resources, to select one or more factors (network’s
state) to optimize his/her routing algorithm.
2.5.4 Minimal vs Non-minimal
Routing can also be categorized as minimal and non-minimal algo-
rithms [52]. Minimal routing means that the algorithm always chooses
the shortest path between sender and receiver. On the other hand,
non-minimal routing algorithms can choose longer paths (in terms
of number of hops) to route messages which may increases latency.
However, if part of the network is congested and the routing algorithm
chooses a non-minimal path to avoid the congested region this will
yield better load balancing and might decrease the overall latency [52].
2.6 deadlock and livelock
2.6.1 Deadlock
Whenever there are two or more competing actions and each waiting
for the other to finish the configuration called a deadlock. A deadlock
is an abstraction level concept. It could take place at different hard-
ware and software design levels, e.g. operating system level, parallel
computing, distributed systems, telecommunication systems, etc. This
work, however, constrains on the deadlock that take place at the net-
work level. Deadlock may appear in networks that allow unrestricted
use of resources. Deadlock occurs when a set of consumers, packets or
connections, cyclically wait for each other to progress [52]. If this kind
of dependency forms a cycle, the network is deadlocked. Figure 2.5
illustrates a simple single cycle deadlock situation in a flit-based flow
control network. There are eight packets within a 2D mesh network
with minimal adaptive routing. In this example, P2 is holding all the
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channels needed (Ch2 and Ch4) and progressing towards its destina-
tion (node 2), while the other packets in the network are at a standstill,
hence each of them has acquired some of the channels required and
are still waiting for other channels occupied by other packets. Among
these, P1, P5, P7 and P8 are forming a deadlock cycle which implies a
loop of packets’ requests, where the packets are waiting for each other
in a cyclic way. These deadlocked packets cannot reach their destina-
tions unless the network is recovered from the deadlock situation. As
a consequence of the deadlock, packets P3, P4 and P6 are also blocked
in the network. It is important to distinguish between deadlock and
blocked packets. In contrast to the blocked packets, recovering a single
packet from the deadlocked packets is sufficient to break the cycle
[61].
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Figure 2.5: A deadlock cycle in a 2D mesh network
It is crucial to remove deadlocks when implementing an intercon-
nection network as they may paralyze the network and increase packet
blocking dramatically. In packet switching networks, there are two
strategies to deal with deadlocks: avoidance and recovery [52].
2.6.1.1 Deadlock Avoidance Strategy
In deadlock avoidance, resources are granted to the propagating pack-
ets in a way that the overall communication channels are deadlock
free. There are two main techniques to implement avoidance, one
being to use any variation of the turn model which prohibits the
routing algorithm from making certain turns in the network. A typical
example is the DOR routing which restricts four turns out of eight pos-
sible turns in 2D mesh networks. Improvement to this is the partially
adaptive routing that prohibits only two turns [65, 47]. This technique
avoids deadlock by limiting the routing alternatives which makes it
not always able to avoid traffic congestions. It also diminishes fault
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tolerance routing capabilities. Despite these, partially adaptive routing
is widely used in on-chip networks due to its simplicity.
The second technique relies on using virtual channels. Proposed by
Dally [52], it is also known as the strict ordering of resources. The idea
is to allocate resources (i.e., VC buffers) in some order (ascending/de-
scending). This method has been generalized by Duato [61] which
basically ensures a full adaptive routing algorithm in the network
using one class of resources while the second class is used as escape
channels. In general, this kind of avoidance technique increases the
number of VCs required which unfavourably affects router speed [46].
Although this kind of avoidance is very popular in interconnection
networks, it has never been popular in the NoC community.
2.6.1.2 Deadlock Recovery Strategy
Deadlock recovery strategy implies resources are granted to packets
without any restrictions and check. Consequently, deadlocks may
form in the network at any time and efficient detection and recovery
mechanisms are required to quickly identify and recover from any
possible deadlock. Detection is usually implemented in a distributed
way using a timeout mechanism [124, 140, 105]. It utilizes a heuristic
scheme to monitor the activity of each channel at each node in the
network. In its simple form, a packet is suggested to be in a deadlock
if the channel has been inactive for more than a given threshold time
value [22]. The minimum hardware components to implement such a
scheme are: a counter, comparator, a latch for each physical channel
and, in the case of a programmable threshold value, a register to store
the threshold value. The threshold value could be any value between
2 to 1024 as reported in [124].
Correct detections of this mechanism are very sensitive to network
load and message length transmitted over the channels. Therefore it is
difficult to find an optimal value for the threshold time used in this
technique. There is a trade-off between the number of false detections
and the speed of detection, while both of them remain crucial. Several
techniques have been proposed to reduce the number of false deadlock
detections [124, 140, 104, 105]. As a general comment, all these works
are based on the timeout mechanism and pose a difficulty in tuning
the threshold value (i.e., select a unique threshold value for different
traffic and network loads). Therefore, a method which accurately
detects deadlock without false alarms is required. A method which
quickly detects deadlock independent of the network’s traffic and load
is desirable. Chapter 3 investigates this further.
Regarding the topic of deadlock recovery, there are two approaches
to implement it. These are different in how they deal with the packets
suspected to be part of the deadlock, to break the cycle dependency.
A regressive recovery is basically based on the abort and retry mecha-
nism [96] which kills the suspected packets. A progressive recovery,
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however, uses additional hardware to bypass the suspected packets to
their destination sequentially [22] or concurrently [23]. Another kind
of progressive recovery is a software based recovery technique [123]
in which the suspected packets are ejected into a temporary node(s)
and re-injected, after a time out, to progress to their destinations.
Table 2.1 presents a detailed comparison between the two popular
deadlock avoidance techniques and the deadlock recovery technique.
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2.6.2 Livelock
This is a situation in the network where a packet is continuously mov-
ing but never reaches its intended destination. This destructive situa-
tion can only happen with non-minimal adaptive routing algorithms.
However, it can be avoided by limiting the number of misrouting
allowed to each packet traversing the network [61]. Minimal adaptive
routing can be perceived as the algorithm that allows zero misroutes
to each packet. One important reason to use the non-minimal routing
is to avoid a faulty link or router in networks. Another important
reason is to balance the load across the network when it is subjected to
unbalanced traffic. In this study (Chapter 6), a non-minimal adaptive
routing algorithm is proposed and used to diffuse (balance) the heat
generated in the chip and to avoid throttled network resources. It has
been shown in [98], if the minimal paths are given preference over
the non-minimal ones in the routing algorithm, the probability of not
reaching the destination is approaching zero.
2.7 nocs and the emerging technologies
This section reviews the new emerging technologies that promise a
fundamental change in the classical on-chip interconnection meth-
ods and means. It focuses on three dimensional integration, optical
interconnect and wireless interconnect.
2.7.1 Three Dimensional Integration
Three-dimensional ICs present an attractive design approach to con-
tinue Moore’s law of doubling the IC functionality to reduce system
size and to enable heterogeneous IC integration. Previously, wire-
bonding connects several dies in 3D stack was the only viable tech-
nology to achieve 3D-ICs, such as stacking memory dies on processor
dies in cell phones, PDAs and flash cards [58]. This kind of integration
provides small size products, but with little or no advantage in terms
of minimizing interconnections delay among tightly coupled physical
dies. Recent technological advances, such as micro-bumps and TSVs,
offer new ways to connect dies in a cost-effective manner while ex-
ploiting the close proximity of the stacked dies. Figure 2.6 illustrates
the three mentioned methods of 3D integration and Table 2.2 compares
them in terms of manufacturing, performance gain and limitations.
These 3D integration technologies open a new dimension to exploit
innovative geometric integration of silicon dies [58] which can provide
attractive feature like smaller form-factor, higher transistor density,
increased performance and heterogeneous integration. In particular,
the TSV [144, 20, 95] of 3D-IC technology provides opportunities to
increase the integration capacity and also reduces the lengths of global
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Figure 2.6: Different vertical interconnect technologies: an illustration
interconnects. This makes it the most appealing design approach for
the research community [144, 149, 20, 95]. Decreasing the interconnect
length is a very important feature that increases the NoCs scalability
to connect thousand of IP cores. It was reported in [93] that using 3D
architecture can achieve 50% reduction in global interconnect length
compared to similar designs using a single layer 2D planar, combined
with comparable reduction figures in delay and power. Chapter 4 in-
vestigates the merits of adapting the 3D-IC methods in designing future
SoC and CMP based NoC by comparing it with the 2D planar design.
The development of TSV based approach faces two main challenges,
the first being how to increase the chip yield and the second, how
to mitigate the heat generated inside the stacked layers? The latter is
considered in Chapter 5 and Chapter 6.
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Feature Wire bonded Micro-bump Through-Silicon
Via
Level of
integration
Die Die Wafer
Technology
used
Simple
existing
technology
Existing
technology
New relatively
complex
technology
Manufacturing
Already in use
in commercial
products
(volume
production)
Already in use
in commercial
products
There exist some
commercial
products but
mostly still
under research
and development
Vertical
interconnect
delay
High Medium Low
Density of
vertical
interconnect
Low Medium Medium to High
Integration
limit
Restricted by
assembly
process
Restricted by
thermal-limit
and assembly
process
Restricted by
thermal-limit
and yield
Performance
and feasibility
High power,
low speed and
high manufac-
turing cost in
high-
quantities
Provide a
compromise
between
performance
and manufac-
turing cost
Low power, high
speed and low
manufacturing
cost in
high-quantities
Table 2.2: Different vertical interconnect technologies: a comparison
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2.7.2 On-Chip Optical Interconnect
On-chip networks provide highly-scalable throughput when connect-
ing large numbers of IP cores. However, with the increase in number of
cores, the packets latency is increased and could become unpredictable.
Thus, optical on-chip communication has been explored to tackle the
latency challenge and also increase the communication bandwidth
and reduce the power consumption [29, 131]. It is based on optical
interconnections and optical routers [73]. These are become viable only
because of the developments in nanoscale photonic devices [27, 163].
Introducing optical interconnects is expected to yield the following ad-
vantages: wide bandwidth, low power consumption, reduces crosstalk
and removes electromagnetic interference. However, on-chip photonic
processing and buffering are a challenging task and require some
overhead due to electro-optical and opto-electric signal conversion.
Moreover, there is a research direction [108, 164] that advocates the
use of hybrid photonic-electric on-chip networks in order to secure
the advantages and alleviate the disadvantages of each approach. In
general, all these design techniques and technologies are still in the
research and development phase.
2.7.3 On-Chip Wireless RF Interconnect
In another effort to increase the on-chip aggregated bandwidth and
reduce packets’ transmission latency, wireless radio frequency (RF)
interconnect is proposed [43]. The main idea is to transmit electro-
magnetic wave instead of voltage signalling. Information is modulated
onto a carrier wave using one of the modulations schemes. Binary
phase-shift-keying is a popular modulation scheme for on-chip com-
munication [44]. It simply encodes the binary data by changing the
phase of the carrier wave between 0o and 180o. Wireless RF on-chip
interconnect is a promising research topic, potentially yielding the
following advantages [43]: increased bandwidth, provision of a multi-
I/O service and on the fly reconfigurability. However, there are some
challenges and constraints such as: additional circuit overhead, power
consumption and on-chip signal filtering. As a general comment, on-
chip wireless communication is an important future trend in VLSI
circuit design and requires considerable efforts in research and devel-
opments before being realised in commercial products.
2.8 networks-on-chip : a review
This section presents a broad picture of the research conducted by
different leading research groups in the field of NoCs. The works
related to the NoC’s challenges addressed in this study are given in the
respective chapters. This section is by no means a complete overview
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of the NoC field. The interested reader is directed to the following
NoC’s research survey papers: T. Bjerregaard and S. Mahadevan [40],
Marculescu et al. [121] and Marculescu and Bogdan [122].
2.8.1 The Emergence of NoCs
In the past decade, several researchers have advocated the use of on-
chip networks to build future versatile SoCs (e.g., Dally and Towles,
2001; Benini and De Micheli, 2002; Kumar et al, 2002). Dally et al [55]
first proposed replacing global on-chip wiring with an on-chip net-
work that routes packets between different on-chip modules [55]. They
suggested the proposed new design methodology would improve per-
formance, increase modularity and make the design more structured
over the conventional global wiring between different on-chip mod-
ules (tiles). In this study, the authors estimated that the on-chip router
would require 6.6% of the tile area and a portion of wiring layers for
the on-chip interconnects. The study also identified three areas for
further research and investigations: the type of topology, flow control
method and circuits design. In [33], a high level design perspective for
building SoC using a layered-micronetwork design methodology is pre-
sented by Benini and De Micheli. They suggested a new paradigm that
utilised the mature models, techniques and tools from interconnection
networks (used for parallel computers with multiple processors) field
and applied them to SoC design. In their study [33], they expected
the increasing complexity of future SoC in terms of global-wire delays,
performance demands, energy consumption, synchronization between
different clock domains and devices reliability would be likely to dic-
tate adapting the new paradigm (networks on chip) to design future
SoCs. Kumar et al [99] presented a design methodology for a network
on chip. The design methodology consisted of two phases to create
systems: first derive the necessary network architecture from a tem-
plate and, secondly, map the application to the architecture. Rather
than using general terms, their NoC template is based on a 2D mesh
topology and uses packet switching flow control.
NoCs is an emerging field, leading to different research groups
contributing to a wide range of aspects such as topology exploration,
routing algorithms, flow control, fault tolerance, application mapping,
simulation, prototyping, implementation and surveying. Examples of
NoC proposals that relate to different network topologies are: SPIN [70]
which uses a fat-tree topology; CLICHÉ [99] uses a 2D mesh topology;
SoCIN [166] uses a 2D torus topology and also a folded torus topology
is proposed in [55]. All these studies utilize wormhole flow control in
their NoC proposals. Although different topologies are studied in the
literature, a 2D mesh is the most popular in the research community.
Moreover, many VLSI leading companies adopt 2D mesh for their NoCs
based products and prototypes [88, 143, 10].
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2.8.2 Routing Algorithms and Flow Control
In terms of routing algorithm and flow control technique, there are
significant works published in the parallel and distributed computing
field [52, 61] which are applicable to on-chip networks. The main
focus of these works is upon the design of a high-performance, reli-
able and flexible router architecture. This includes the development of
congestion-aware, deadlock-free and livelock-free routing algorithms.
In particular, the deterministic XY for 2D mesh topology [147] and
the partially adaptive turn-model for mesh and hypercube topologies
[65] are the popular routing algorithms used in the NoC community.
These algorithms are simple to implement and do not need any virtual
channels to avoid deadlock. The XY routing simply routes a packet
along the horizontal direction (X-axis or East and West) and then
along the vertical one (Y-axis or North and South). In essence, this
routing algorithm prohibits four out of eight possible turns in 2D mesh
(see Figure 2.7). This algorithm can also easily be extended to higher
dimension meshes by routing a packet along each dimension sepa-
rately. Glass and Ni [65] observed that prohibiting half of the possible
turns in the 2D mesh is redundant and it is possible to guarantee
deadlock-freeness by removing only two turns out of eight possible
turns. Thus, their work proposed three different partially adaptive
routing algorithms, namely west-first, north-last and negative-first (see
Figure 2.7). All of these are known as the turn model for adaptive
routing. For instance, the negative-first prohibits north-west and east-
south turns to avoid deadlock in 2D mesh. The work also extended to
higher dimensional meshes and hypercubes [65].
 
(a) the possible 
turns in 2D mesh 
(b) allowed (solid lines) 
turns in XY algorithm 
(c) allowed (solid lines) 
turns in west-first algorithm 
(e) allowed (solid lines) turns 
in negative-first algorithm 
(d) allowed (solid lines) 
turns in north-last algorithm 
Figure 2.7: The possible eight turns in 2D mesh beside the allowed turns in
different routing algorithms [65]
The turn model is used later by Chiu [47] to propose his odd-even
adaptive routing algorithm. The algorithm can be perceived as combin-
ing two variations of the turn model presented in [65], e.g., west-first
and negative-first, and alternates between them depending on the lo-
cation to avoid deadlock. The resultant routing algorithm has higher
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degree of adaptiveness compared to the turn models; however, it is
applicable only for meshes. A routing scheme called DyAD is pro-
posed in [81] for NoCs which dynamically changes between XY and
odd-even routing algorithms based on the network congestions’ condi-
tions. DyAD is proposed to combine the benefits of the deterministic
routing at low injection rates and the adaptive routing capabilities at
high injection rates to avoid congestions. Different variations of the
turn model routing and deterministic routing exist in the literature
[107, 26, 110]. The key difference among these works is either the
criteria to switch between the routing modes or the kind and location
of information probed from the network to select a routing direction
among those given by adaptive routing.
The above-mentioned routing mechanics can also be called algorith-
mic routing [52], where the routing directions are computed using a
certain algorithm. In general, there is a trade-off between algorithm
simplicity and routing adaptiveness. Simple algorithms are easier to
realize in hardware which is favourable in NoCs. However, easy algo-
rithms like the XY routing could yield a very poor load balancing and
premature network saturation compared to more sophisticated adap-
tive routing (e.g., [26]). In general, algorithmic routing is restricted to
regular topologies, which is not always the case with NoC design.
On the other hand, table-based routing can be used for any net-
work topology. Table-based routing uses memory or registers to store
the routing information either at the source node or at each hop
(distributed). Source routing is commonly used for deterministic rout-
ing and it has the advantage of being simple, scalable and fast [52].
Conversely, distributed table-based routing is more appropriate for
adaptive routing and it has the advantage of being more economic
in terms of storage requirements [52]. In NoCs community distributed
table-based routing appears to be more popular than source table-
based routing. For example, the work presented in [132] proposes a
methodology for the design of an application of a specific adaptive
routing algorithm for NoC and realizes it using distributed table-based
routing. In this kind of work, the routing information is computed
and stored in the distributed tables at design time. Run-time rout-
ing tables update mechanisms to accommodate dynamical network
changes also exist in the literature. For instance, the work in [117]
proposes a parallel computational architecture that provide run-time
shortest paths computation to implement adaptive routing for NoCs.
The proposed realization of the routing is also based on distributed
tables. Distributed table-based routing is also adopted in this thesis
(Chapter 5 & 6) to implement the proposed thermal aware routing.
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2.8.3 Different Architecture Philosophy
Various NoC architectures proposed by number of leading research
group and VLSI design companies exist. These include Nostrum [6],
Hermes [21], Xpipes [51, 34], MANGO [39], RAW [8], SpiNNaker [9],
Æthereal [68], Intel [59, 157] and TILERA [10]. The choice of archi-
tecture is constrained by the target application, die size, power and
performance. In the following, a review of different on-chip networks
approaches is presented. Table 2.3 also summarizes the features and
highlights the main differences among different on-chip networks
platforms proposed in the literature along the lines of the NoC used in
Chapters 3&4 and Chapters 5&6.
2.8.3.1 Nostrum: The KTH Royal Institute of Technology Approach
Nostrum [6] is a research project that studies and develops a NoC
platform (called Nostrum) for SoC design. Nostrum NoC can be briefly
described as a packets switching on-chip network that adopts 2D
regular mesh topology. It utilizes adaptive deflective routing which
could be useful to manage faults and congestion in the network.
Deflection routing is an approach to resolving packets contention (two
or more packets competing on the same output) without the need
for buffering. This can minimize the area and power of the on-chip
router; hence no, or minimal, buffers are required. Nostrum offers
two QoS; best effort and guaranteed latency services. The potential SoC
applications for Nostrum are multicore processors and multimedia
applications.
2.8.3.2 Hermes: The Pontifícia Universidade Católica Approach
The Hermes project is a parameterized network infrastructure tar-
geted at implementing low area cost NoC [127]. Hermes implements a
wormhole packet switching flow control and is also able to support
VC’s implementation with different flit width and buffer depth. There
are various implementations of Hermes NoCs [21] (Hermes, Hermes
TB, Hermes TU, Hermes SR and Hermes CRC). Some of these imple-
mentations differ in terms of network topology (2D mesh, 2D Torus,
1D Torus), or in terms of supported routing algorithm (XY, west-first,
unidirectional). Also, some differ in terms of number of VCs supported,
support of error-control coding and the support of QoS. The flit width,
buffer depth and routing algorithm in each input channel are parame-
terized. Scheduling and the arbitration algorithm can also differ for
different implementations. In general, a centralized arbitration is used
in each router to grant access to packets that arrive simultaneously.
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2.8.3.3 Xpipes: The University of Bologna and The Stanford University
Xpipes [51, 34] is a composable NoC architecture that targets high
performance and reliable multi-processors communication [34]. The
architecture consists of a library of design time composable and tun-
able soft macros. The (routers, NIs and links) are highly parameterized
and can be instantiated and synthesized to generate both application-
specific heterogeneous or general-purpose homogeneous architectures.
Thus Xpipes is not restricted by any topology and it has been validated
in [35] for mesh, torus, hypercube, clos and butterfly topologies with
different routing algorithms. Xpipes implements a cyclic redundancy
check (CRC) at the link-level with a go-back-N retransmission strategy.
This makes it resistant to interconnect errors. This design of Xpipes
NoC is facilitated and then synthesized using a tool called xpipesCom-
piler. This tool can automatically instantiate an application-specific
communication structure using Xpipes macros. It can also tune flit
size, number of bits assigned for CRC check, maximum number of
hops between any IP communication pairs, packet size, etc. Moreover,
xpipesCompiler permits optimization of system level parameters such
as removing redundant buffers from ports.
2.8.3.4 MANGO: The Technical University of Denmark Approach
MANGO is a message-passing asynchronous NoC developed at the
Technical University of Denmark [39]. Its clockless implementation,
bundled-data circuits and delay insensitive signal encoding, make
it suitable for SoC design based on the coarse-grained GALS concept.
MANGO provides both guaranteed service (GS) and best-effort service
(BES) over OCP NI interfaces. The VCs in Mango are implemented as
separate physical buffers. Allocating a sequence of VCs in a path
between any given source-destination pairs creates the connection-
oriented GS. Also, an asynchronous latency guarantee scheduling
scheme is proposed to access router links.
2.8.3.5 RAW: MIT University Approach
The Laboratory for Computer Science at MIT designed and imple-
mented the Raw microprocessor, the world’s first many-core processor
chip [155], that aimed to solve the wire delay problem at the deep sub-
micron. The Raw processor consists of 16 identical programmable tiles
and provides a software interface to resources on-chip. The tiles inter-
connect as a 2D mesh topology. Each tile consists of computational re-
sources and communicational resources. The computational resources
are: a microprocessor without interlocked pipeline stages (MIPS) style
processor; floating-point unit; data cache and software-managed in-
struction cache. While the communication resources consist of four
separate networks and thus each tile is connected with eight point-to-
point 32-bit buses to neighbour tiles. Two of these networks are static
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(routes predefined at design time) and two are dynamic networks
(routes computed at run-time). The concept behind splitting the com-
munication infrastructure into two types is to use the static networks
to provide low latency traffic required for software circuits (mimic
ASIC place-and-route facility) and parallel scalar codes (e.g., Specint
and Specfp) which are compile time predictable. However, the dynamic
network is used to route data related to unpredictable operations; e.g.,
interrupts, cache misses and unpredictable messages between tiles
(long messages). Dynamic networks use dimension-ordered routing
with wormhole flow control (32 flits the maximum supported packet
size). Raw processor models have been widely studied by researchers
in different contexts, see [8], like processor architecture design, soft-
ware design, network routing, fault-tolerance, thermal impact, etc.
2.8.3.6 SpiNNaker Chip: Manchester University Approach
SpiNNaker is a project inspired by the human brain to build massively-
parallel computer architecture [138]. The main objectives of the project
are to provide a real-time platform to simulate a large scale neural
network and propose a new energy-efficient computer architecture
that is radically different to conventional supercomputing architec-
ture. The building block of the SpiNNaker project is the SpiNNaker
multicore SoC that contains 18 ARM968 processor nodes connected
by packet-switched asynchronous communications infrastructure. The
processors are synchronous. This make the chip follows the GALS
methodology. The NoC consists of a single big bespoke router per chip
that implements packets multicast protocol, which again is inspired
by neurobiology. The router uses a routing-table to store the routing
information and the packets are source routed. The chip is equipped
with six bidirectional and self-timed inter-chip channels for off-chip
communication. This allows the design to interconnect many SpiN-
Naker chips using different network topologies (off-chip network) to
establish a million core machines. The design team are working to
develop a 48-chip (SpiNNaker chip) board to act as building block to
facilitate building bigger machines that can contain up to 1,036,800
ARM processor cores and will require approximately 100kW (106
machine [9]).
2.8.3.7 Æthereal: Philips Approach
The Æthereal project is a first industrial NoC framework, initially
referred to as networks on silicon, developed at Philips/NXP Research
Laboratories and aims to provide a platform with QoS to support
SoCs design with real-time applications. The research in the Æthereal
project evolved over 10 years at different levels of design, modelling,
prototyping and implementation. A heterogeneous NoC architecture
is adopted with both guaranteed and best-effort services. The GS is
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implemented using pipelined time-division multiplexing (TDM) circuit
switching and target real-time applications traffic which requires
preserved data integrity, guaranteed throughput and bounded latency
services. These serveices are necessary for predictable systems design.
However, the BES implementation is realized using a conventional
wormhole flow control [68]. The BES is used to increase NoC’s resources
utilization.
Goossens and Hansson in [67] declared mixing the GS and BES in the
Æthereal was a classical mistake because the BES traffic worsens the
performance:cost ratio of the design because router design with only GS
is more area efficient and can run twice as fast as a router with mixed
services (GS and BES). A commercial application, high-end digital TVs,
retrofitted to the Æthereal NoC based SoC is presented in [153]. At
the present time, the Æthereal NoC is used, with other components,
to build a multi-processors platform called CompSoC [2, 72] which
aims to reduce system complexity and enables faster performance
verification.
2.8.3.8 MIC: Intel Approach
The Intel many integrated core (MIC) architecture is a multi-core com-
puter construction that evolved from earlier Intel research projects
on teraFLOPS multi-core chip and SCC. First, the Intel® Tera-scale
Computing Research Program [88] unveiled in 2007 a prototype of
multicore processor chip (also called teraFLOPS processor) based on
tile-based design. The tile-based design approach enables designers
to use the tile as the building block to rapidly compose a chip by
repeatedly instantiating tiles across the chip. The teraFLOPS proces-
sor consists of 80-tiles each of which comprises compute element
(core), memory element (instruction memory (IMEM) and data mem-
ory (DMEM)) and communication element (router and links), and is
designed to run at 4GHz. The core contains two programmable float-
ing point engines and the communication element contains 5-port
(links) and a message-passing router. The communication elements
are interconnected in a 2D mesh network fashion (network-on-chip)
with a source routing algorithm. The 80-core prototype chip is fab-
ricated in a 65-nm process technology and able to deliver teraflops
performance (trillion floating point operations per second). The chip
is also equipped with fine-grain power management so that each
compute and communication element can be activated or put to sleep
based on the running application.
Subsequently, the Intel® Tera-scale Computing Research Program in-
troduced in 2009 a prototype chip fabricated in 45-nm process technol-
ogy and tested to implement IA-32 architecture on a many-multicore
processor, called SCC. It is a CPU chip that contains 48 cores, each
capable runoff running a separate operating system (OS) and software
stack. Similar to 80-tile chip, the SCC is also based on tile-based design
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except each tile contains two cores (each is Pentium class x86-32 cores),
two L2 caches and router. A packet-based on chip network is used
with a message-passing programming model to communicate among
the compute nodes (cores). This on-chip network architecture supports
"scale-out" protocol that is able to scale to 1,000s of processors in a
cloud datacenter [143]. An advanced dynamic voltage and frequency
scaling (DVFS) fine-grain power management is used in SCC compared
to the teraFLOPS processor chip. In addition to clock gating at tile
level, individual tiles (two cores) can run at different frequencies and
each group of four tiles can run at different voltages. This enables
the SCC to run all 48 cores concurrently over a range of operating
power, 25W to 125W. Moreover in SCC the clock gating can be used at
individual ports of the NoC’s routers. It has been reported in [141, 78]
that the NoC performance in the new prototype has been improved
2.8X per watt compared to the teraFLOPS chip. The control of the
voltage and frequency are given to special software applications. The
higher computation and power management capabilities of the SCC
makes it a potential candidate for a variety of applications such as
web servers, physics modelling, and financial analytics [143].
Finally, Intel announced that a commercial release of a multicore
microprocessor chip (called Knights Corner and containing more than
50 processing cores), based on Intel MIC architecture to be built in
22-nm process technology, will take place in late 2012 to 2013. In-
tel also announced and released in 2012 a development kit, called
Knights Ferry, which aimed to aid software and hardware developers
to prepare for Knights Corner.
2.8.3.9 Simulation Platforms
In terms of simulation and performance evaluation, there are several
network simulators running in different environments. Some of these
are general computer network simulators like the open-source Net-
work Simulator (ns-2 [12]) and the proprietary OPNET [13]. Others
can either be used for both on-chip and off-chip networks like Book-
sim [1] or dedicated for on-chip networks simulation like Noxim [62],
NetMaker [128], Nirgam [89]. Table 2.4 summarizes the main features
and differences among the above listed on-chip networks simulators
along the lines of the simulator used in Chapters 3&4 and Chapters
5&6.
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R U N - T I M E D E A D L O C K D E T E C T I O N
3.1 introduction
Networks-on-Chip (NoCs) emerged as an on-chip communication
architectural paradigm that applies networking theory and methods
to VLSI systems incorporated on a single silicon chip [33, 55]. Such an
architecture consists of a network constructed from multiple point-
to-point data links, namely channels, interconnected by routers. The
routers are connected to a set of distributed IP cores where each IP core
can be an implementation of processor cores, memory modules, DSP
blocks and embedded reconfiguration modules, etc. Communication
among these distributed IPs usually utilizes a packet-switching method
where messages are divided into suitably-sized blocks, called packets
and flits. The packets can be relayed from any of the source-destination
communication pairs, over several data links, by making routing deci-
sions at routers. NoCs bring a remarkable improvement in performance,
flexibility, scalability and power efficiency over conventional bus inter-
connections. However, in NoCs communication deadlocks may appear
at the router network and cause an impasse in the communications,
hence leading to performance degradation or system failure.
A deadlock is a situation in NoCs wherein two or more packets are
waiting for one another to release channels and are unable to make
progress. The network is deadlocked if a chain of waiting packets
forms a cycle. As a simple deadlock example, consider the dependency
cycle of four packets shown in Figure 3.1. Each of the four packets in
the figure holds some channels, but it cannot proceed further until
it acquires another channel currently held by one of the other of the
packets. However, no packet can release the channel needed by another
until it acquires its own requested channel. The packets are deadlocked
and will remain in this state, halting all the occupied channels, until
some intervention brings them back to life by breaking the dependency
cycle. Deadlocks can paralyze network communications by halting the
resources occupied by the deadlocked packets which, in turn, could
increase the likelihood of other packets blocking [162]. Hence the
removal of deadlocks is crucial. There are two strategies to deal with
deadlocks: deadlock avoidance [52] and deadlock recovery [61].
In deadlock avoidance, resources are granted to packets in a way
that the overall network is deadlock free. This can be based on a turn
model which prohibits the routing algorithm from making certain
turns in the network [65, 47] or based on the strict ordering of virtual
channels [61]. In general, avoidance techniques require restricted rout-
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A packet occupying channel(s) 
A packet requesting a channel 
ch1 
ch2 ch3 
ch4 
ch5 ch6 
Figure 3.1: Four packets in a 2D network are waiting for one another and
forming a deadlock configuration.
ing functions or additional resources to prevent deadlocks [52, 146].
Due to its simplicity the turn model technique is popular in NoCs, even
though it limits the routing alternatives and diminishes fault tolerance
capabilities [102]. Moreover, it is not applicable to arbitrary network
topologies.
Alternatively, deadlock recovery implies that resources are granted
to packets without any routing restrictions, potentially outperform-
ing deadlock avoidance [22, 140, 96, 112]. Deadlocks may occur and
efficient detection and recovery mechanisms are required to intervene.
However, detecting deadlock in a network is challenging because of
the distributed nature of deadlocks. Heuristic approaches, such as
timeout mechanisms, are often employed to monitor the activities at
each channel for deadlock speculations. These techniques may produce
a substantial number of false detections, especially with the network
close to saturation where blocked packets could be flagged as deadlock.
Several techniques have been proposed for reducing the number of
false detections in general computer networks [124, 112, 105], but they
are all still based on the timeout idea and finding the best threshold
values for different network settings is not an easy matter.
To recover from deadlock, there are two kinds of deadlock recovery
schemes: regressive and progressive. A regressive recovery is based on
the abort-and-retry mechanism [96], which kills the suspected packets.
A progressive recovery uses additional hardware in each router node
(central buffers) to bypass the suspected packets to their destination
sequentially [22] or concurrently [23].
Unlike general computer networks, where internode information
can only be exchanged through packets, on-chip networks can take
advantage of additional dedicated wires to transmit control data be-
tween routers. This chapter exploits this NoCs-specific capability and
proposes a new deadlock detection method which guarantees true
deadlock detection. A run-time transitive closure (TC) computation
scheme is employed to discover the existence of deadlock-equivalence
sets which imply loops of requests. Also, the proposed detection
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scheme can be realized using a distributed architecture, which closely
couples with the NoC infrastructure, to speed up the necessary compu-
tation and to avoid introducing traffic overhead in the communication
network. The major contributions of this chapter are:
• Introducing a deadlock-equivalence set criterion for detecting
loops of packet requests.
• Presenting a new deadlock detection scheme to discover the
existence of deadlock-equivalence sets based on transitive closure
computation.
• Introducing a distributed architecture, TC-network, to implement
the proposed detection technique. This architecture allows the
process of deadlock detection to raise exception, for the purpose
of their elimination in the NoC as early as possible, as opposed
to performing exhaustive TC calculations for the entire network.
• Evaluating the proposed deadlock detection scheme through
experimental studies and comparisons with the state-of-the-art
timeout detection schemes using various traffic scenarios.
• Evaluating the hardware area and power overhead of the TC-
network.
• Introducing a new deadlock recovery technique based on the
end-to-end communication protocol.
• Evaluating the proposed deadlock detection method, TC-network,
with the proposed deadlock recovery technique in a full deadlock
recovery system.
Preliminary results of this study and a sketch of the proposed architec-
ture were presented in [14]. In [19], a complete theoretical framework
of the TC computational approach is presented. Hardware architecture
for the framework realization is detailed and experimental results
on real-life applications are included. The method and the results of
integrating the TC-network into a complete deadlock recovery system
are also included.
This chapter is organized as follows: Section 3.2 summarizes deadlock-
recovery related work from the field of general computer networks.
Section 3.3 illustrates the deadlock-equivalence set principle and gen-
eral methodology for deadlock detection. Section 3.4 presents a TC-
network for the realization of deadlock detection in NoCs along with
its hardware implementation. Section 3.5 includes experimental re-
sults and discussion. Section 3.6 introduces and evaluates a deadlock
recovery technique and Section 3.7 summarizes and concludes this
chapter.
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3.2 related work
The study of deadlock recovery in the context of NoCs is rare and, as
a consequence, the following information has been mainly acquired
from the field of general computer networks. In [162, 137], the authors
conclude that deadlocks can be highly improbable in interconnection
networks when sufficient routing freedom is provided and fully ex-
ploited by the routing algorithm. Thus it is not favourable to limit the
adaptivity of the routing algorithm to avoid an infrequent event, e.g.,
using the turn model [65, 47], nor to complicate the routers’ design
by devoting virtual channels specifically to prevent deadlocks [61, 52].
Since then, deadlock recovery has gained acceptance for its potential
for outperforming deadlock avoidance provided efficient detection
and recovery mechanisms exist [112, 124, 140, 105]. Deadlock detection
and recovery are the two important stages of any deadlock recovery
scheme [61].
In the detection stage, the network must discover at run-time any
deadlock configuration. However, detecting deadlocks at run-time is
challenging because of their highly distributed characteristics. Thus
deadlock detection is usually implemented in a distributed way using
a timeout mechanism [102, 22, 23, 96, 112, 124, 140, 105]. In its simple
form, a packet occupying a channel is suggested to be in a deadlock if
the channel has been inactive for a given threshold time value [22] and
thus the recovery stage is started. The minimum hardware components
for each physical channel in the router in order to implement such
a scheme are: a counter, comparator, latch and a register to store the
threshold value, in case a programmable threshold is required. Correct
detections of deadlock in this mechanism are very sensitive to network
load and message length transmitted over network channels. A long
threshold time leads to more accurate deadlock detections, but takes a
longer time to discover deadlock and thus increases packets blocking
and dramatically degrades network performance [140]. On the other
hand, a short threshold value detects deadlock faster, but with a higher
probability of false detections (false positives) and thus could saturate
deadlock recovery channels, in the case of a dedicated central channel
used for recovery in each router [22], which again can degrade the
network performance [140].
Several techniques have been proposed for interconnection networks
to reduce the number of false positive deadlocks. In [124] a packet is
suggested as being deadlocked if all requested channels by a blocked
packet are inactive for a given timeout. To further reduce the number
of false deadlock detections, the mechanism presented in [140] is in-
tended to identify only one packet in a sequence of blocked packets as
being deadlocked. The work of [140] is less vulnerable to false dead-
lock detections at the expense of extra hardware (two comparators,
two latches and two threshold values). In [105] the author proposed
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a technique that employs special control packets (called probes) to
cross along inactive channels for more accurate deadlock detection.
In general, all these works are based on the timeout mechanism and
pose a difficulty in tuning the threshold value, i.e., to select a unique
threshold value for different traffic and network loads. Therefore, a
method which accurately detects deadlock without false alarms is
required. A method which quickly detects deadlock independent of
the network’s traffic and load is desirable.
In the recovery stage, there are two kinds of deadlock recovery
schemes: regressive and progressive. A regressive recovery is based on
the abort-and-retry mechanism [96] which removes the suspected
packets from the network. While a progressive recovery resolves dead-
locked configuration without removing suspected packets from the
network. For instance, the DISHA progressive recovery scheme uti-
lizes additional hardware in each router (central buffer) to bypass
the suspected packets to their destination sequentially [22] or concur-
rently [23]. The bandwidth of these central channels is a fraction of
the original network bandwidth. Therefore if the detection technique
is detecting a lot of false deadlocks this will saturate the recovery
bandwidth and as a result will degrade the network’s performance
[140].
3.3 methodology for deadlock detection
The following sections present the proposed deadlock-equivalence
set principle and the general methodology for the proposed deadlock
detection method.
3.3.1 Background and Assumptions
The network of concern in this work is a collection of router nodes
connected by channels. Each router is connected to a single IP core
that can inject/consume packets via the router. A fully adaptive rout-
ing algorithm with minimal paths is used. ’Minimal’ in this context
means that the routing algorithm always chooses the shortest path
between sender and receiver. A wormhole flow control technique [54]
is employed, a method which has been widely used in NoCs [146].
The packets in wormhole flow control are divided into smaller flits. A
header flit is routed first and the rest will follow it in a pipeline manner
and this will allow a packet to occupy several channels simultaneously.
Thus, wormhole reduces the number of buffers required in each router
which is a desirable feature for on-chip networks. However, wormhole
makes networks more prone to blocking and deadlock [162, 129].
In this chapter, NoCs are studied without using any deadlock avoid-
ance techniques, but adopting deadlock recovery with an accurate
deadlock detection method (proposed in the next section). In line with
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existing work on deadlock detection/recovery [22, 140, 124, 105, 112],
this work assumes that a channel buffer cannot contain flits belonging
to different packets. Moreover, a packet arriving at its destination is
eventually consumed. In other words, the network is deadlock free at
the protocol interaction between the NoC and IP cores. It is important
to notice that this thesis focuses on studying the kind of deadlock that
is caused by routing cycles in the network and not the one arises by
message dependencies caused by protocol interaction between the NIs
and the network. Moreover, the used terminology for an agent that
own and request resources (channels) in this work is a flit. However, it
is equally true that an agent is a message or a packet.
3.3.2 Equivalence Set Criterion for Deadlock
This section introduces the proposed method for deadlock detection in
NoCs. It first introduces some important definitions and then defines a
deadlock-equivalence set (DES) criterion for detecting loops of packet
requests. It uses the TC computation to determine whether there is a
set of channels in the NoCs forming a DES. The following definitions
lead to that of a deadlock in NoCs:
Definition 1 A SoC and/or CMP consists of communication infrastructure
called a NoC and computation/storage cores called IPs.
Definition 2 A Network-on-chip N(V,C) is a strongly connected directed
graph, where V is a set of elements called Vertices that represent a set of
router nodes and C = VxV is a set of ordered pairs, (ci, cj) 6= (cj, ci), called
edges that represent a set of Channels that connect routers. A single channel
is only allowed to connect a given pair of routers in one direction.
Definition 3 An I is a set of processing/storage elements that represent the
IPs integrated on-chip. Each IP has one injection channel and one delivery
channel directly connected to a router (v ∈ V).
Definition 4 The routing function R in N is a function that returns the
output channel, cout ∈ C, for each current node, vc ∈ V, and destination
node, vd ∈ V, so that cout 6= cin. In other words, deflection routing is not
allowed and no channel has the same network node as both its source and
destination.
The information routed and propagated in the NoC are packets/flits.
These represent the agents that own and/or request the network
resources (channels). The resource ownership and request in a NoC at
any particular time can be expressed as a channel wait-for graph (CWG).
[52].
Definition 5 A CWG is a directed graph G = (C,E) where C is a set of
vertices in the network N and represents the set of channels. E is a set of
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ordered pairs called edges which represents the set of channel occupation and
requisition status. At any particular state of the NoC, there exists an edge
(u, v) ∈ E either if (1) there is a head flit in channel u requesting channel
v, or if (2) there is a flit in channel u and another flit in channel v and both
of them belong to the same packet. Case (1) refers to the request status and
is drawn as dashed arcs in the CWG, while case (2) refers to the ownership
status and is drawn as solid arcs.
For instance, case (1) can be seen in Figure 3.1, where a head flit
occupying ch1 and requesting ch2. Also case (2) is shown in the
figure where a data flit occupying ch2 and its head flit in ch3. A matrix
representation of the CWG can be extracted based on the Adjacency
Boolean matrix.
Definition 6 The Adjacency Boolean matrixA of a directed graph G = (C,E)
is an n× n matrix, where n is the cardinality of C and ai,j ∈ A,∀i,j ∈ n.
A is constructed as follows: (1) aij = 1(True) iff (i, j) ∈ E (edge exists be-
tween vertex i and vertex j), (2) aij = 0(False) otherwise (including when
i = j, see Definition 4).
Given a directed graph G, it is possible to answer reachability ques-
tions using the concept of transitive-closure. For example, can one get
from node (vertex) u to node v in one or more edges (hops)?
Definition 7 The Transitive Closure (TC) of G is a directed graph, G+ = (V,E+),
which contains an edge (u, v) if, and only if, there is a directed path from u
to v in one or more hops. It means that if G contains the edges (u,w) and
(w, v), then v can be reached from u (transitivity property).
The directed graph G+, the transitive-closure of G, is the result of
adding to G only the edges that cause G to satisfy the transitivity
property and no other edges (i.e., not adding edges that do not rep-
resent paths in the original graph). Thus, the TC of a directed graph
is obtained by adding the fewest possible edges to the graph such
that it is transitive. It can be computed from A using Floyd-Warshall
algorithm [49] (see Algorithm 3.1, lines 12-18) and will be denoted as
T .
At this point, it is necessary to introduce the deadlock-equivalence
set criterion for detecting a loop of packet requests.
Definition 8 Given a set of channels C = {c1, c2, . . . , cl}, l =| C |), from
the network N and consider a subset M = {c1, c2, . . . , cm} of channels for
some m 6 n. M is a deadlock-equivalence set (DES) iff in all its channels
there are flits waiting for one another in a cyclic manner to progress to
their respective destinations, i.e., c1 occupied by a flit and it requests c2,
c2 occupied by a flit and it requests c3, . . . , cm−1 occupied by a flit and it
requests cm and cm occupied by a flit and it requests c1.
In NoCs characteristics, the CWG, at a particular time, has for any
node at most one outgoing arc. Hence, a node can appear in a DES
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Figure 3.2: Graphical representation of Example 1
only once and cannot appear in multiple DES’s at the same time. Thus,
members of a set of simultaneous DES’s, S = {Si}, are pair wise disjoint;
that is, Si, Sj ∈ S and i 6= j implying Si ∩ Sj = φ. The TC computation
can be used to determine whether there is a set of channels in the
network forming a DES. To demonstrate the idea so far, consider the
following example:
Example 1 Given a channel i and a channel j, where i, j ∈ C, and assumes
there is a flit occupy each of these channels. Also, each flit request the other
channel, i.e., the flit occupy channel i requesting channel j and the the one
occupy channel j requesting i. Then the corresponding adjacency Boolean
matrix is:
A =
[
0 1
1 0
]
.
The transitive closure of A is:
T =
[
1 1
1 1
]
,
i.e., T1,2 = T2,1 = 1 and T1,1 = T2,2 = 1. The last two imply a loop
of channel requests as channel i requesting itself and channel j requesting
itself. These will be shown as self-reflexive paths in the TC graph (see Figure
3.2).
This can be extended to a subset M = {c1, c2, . . . , cm} of channels
for some m 6 n, such that all pairs of elements in M meet the self-
requesting condition:
DES(i, j) =
1, if Ti,j = Tj,i = Ti,i = Tj,j = 1,
0, otherwise.
∀i, j ∈M (3.1)
To recover from a deadlock situation, the dependency cycle formed
by the DES should be resolved. A deadlock can be resolved if one
or more of the packets forming the deadlock is removed from the
network [140, 96, 112]. The next section presents the DES computational
complexity for NoCs.
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3.3.3 Equivalence Set Computational Complexity
The DES provides a simple criterion for deadlock detection. The tech-
nique is to generate the CWG from the network and then derive the TC
of the CWG and identify the channels that satisfy the criterion. Figure
3.3 illustrates this idea. Given a network at any particular state (Figure
3.3a) the CWG can readily be drawn (Figure 3.3b). The derived TC
graph (Figure 3.3c) clearly shows four vertices (channels) with self-
reflexive paths and all pairs of these satisfy the condition of the DES
(Eq.3.1).
PX: y z : means packet x sent from node z to node y 
7 8 
ch2 
2 
6 
3 4 
1 0 
7 
P1: 0 8
ch1 ch0 
ch7 
ch9 ch5 
ch8 ch4 
5 
P2: 2 8
P6: 6 1
P5: 7 3
P4: 4 6
ch3 
P3: 7 5
A flit occupying the channel
A head flit requesting the channel
ch6 
ch10 
(a)
A flit occupying a channel
A head flit requesting a channel
ch1 
ch0 
ch2 
ch3 ch4 
ch5 ch6 
ch7 ch8 
ch9 ch10 
(b)
A path from original CWG 
A path added by the TC
ch1 ch2 
ch3 ch4 
ch5 ch6 
ch7 ch8 
ch10 
ch0 
ch9 
(c)
Figure 3.3: Detecting deadlock from a 2D-NoC: (a) A scenario of deadlock
formation; (b) the CWG of the network; (c) the TC of the CWG,
the set of channels {ch1, ch5, ch7, ch9} satisfy the DES definition
(Eq.3.1).
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The computational procedure of transitive closure is outlined in
Algorithm 3.1. It has three nested loops containing an O(n) core. In
lines 2-10, it converts the directed graph, CWG, to a Boolean Adjacency
matrix to reflect the existing paths in the graph. In lines 12-18, the
transitive closure is computed. The code state Tk should show a path
from vertex i to vertex j if (1) Tk−1 already shows a path from i to j,
passing through one of the vertices in 1 . . . k− 1, or (2) Tk−1 shows
a path from i to k and a path from k to j; hence there will be a path
from i to j through k. Lines 19-23 check if there exist any self-reflexive
path in the computed TC, i.e., there is at least single channel i where
the transitive-closure matrix Ti,i = True.
Algorithm 3.1 Pseudo code to check the existence of a DES using TC
computation
Definition: CWG is the channel wait-for graph for a NoC I.
Input: C is a set that contains all the vertices in CWG.
E is a set that contains all the edges in CWG.
Output: Return True if there exists a deadlock-equivalent set in the
CWG (self-reflexive path).
1: n⇐| C |
2: for i = 1 to n do
3: for j = 1 to n do
4: if (i 6= j∧ (i, j) ∈ E) then
5: Aij ← True
6: else
7: Aij ← False
8: end if
9: end for
10: end for
11: T0 ⇐ A
12: for k = 1 to n do
13: for i = 1 to n do
14: for j = 1 to n do
15: Tkij ← Tk−1ij ∨
(
Tk−1ik ∧ T
k−1
kj
)
16: end for
17: end for
18: end for
19: if ( ∃i : Tni,i ) then
20: return True
21: else
22: return False
23: end if
The computation of the TC is expensive. In terms of software the
algorithm requires a computational complexity of O(n3), where n is
the number of vertices in the CWG (i.e., number of network channels).
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The algorithm requires only a complexity of O(n2) as storage [49].
In hardware, however, there are many proposed previous works to
speed up the TC computation time to O(n) using a systolic array of
O(n2) processing elements [100, 142]. In this work, however, the NoC
distributed architecture is used to simplify the computation complexity.
A distributed architecture to realize the TC computation is presented
in the next section. Also, the reflexive property is exploited to further
simplify DES detections in NoCs to realize the proposed deadlock
detection.
3.4 transitive closure (tc) network architecture
3.4.1 TC Computation with TC-networks
Dynamic programming (DP) can yield the solution for the transi-
tive closure [49] with an opportunity for solving the computation
using a parallel architecture. Mapping TC computation to a parallel
computational platform can be achieved with the introduction of a
TC-network. The network has a parallel architecture and can be used
to compute the TC solution through the simultaneous propagation of
successive inferences. Lam and Tong [101] introduced DP-networks to
solve a set of graph optimization problems with an asynchronous and
continuous-time computational framework. This inference network is
inherently stable in all cases and has been shown to be robust with
an arbitrarily fast convergence rate [101]. A parallel computational
network for solving the dynamic routing problem for NoCs is also
proposed in [118]. This work introduces a TC-network to discover the
existence of DES at run-time. Similar to the DP-network [101, 118], the
proposed TC-network can be realized using a distributed architecture
which closely couples with the NoC infrastructure.
The TC-network is constructed by the interconnection of autonomous
computational units. The structure of a unit and links in a general
inference network is shown in Figure 3.4. Each unit represents a binary
relation (i, j) between two objects and there are h sites, neighbouring
units, to perform the inference action as defined in the site function.
The value of the corresponding relation between i and j is then deter-
mined by resolving the conflict among all of the site outputs. Basically,
if Sk(i, j) represents the site output at the k-th site and g(i, j) stands
for the unit output of unit (i, j), then the TC computation can be stated
in terms of network structure:
Sk(i, j) = g(i,k)∧ g(k, j) (3.2)
g(i, j) = ∨∀kSk(i, j) (3.3)
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where ∧ (AND function) is the inference for the site function and
the conflict-resolution operator for the unit function. The operator
∨ (OR function) denotes the unit which resolves the binary relation
(i, j). The computational units will be interconnected in the same
way as the NoC structure. Each unit represents a router node and a
link represents a communication channel. A distributed network can
readily be implemented using such realization.
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Figure 3.4: Unit interconnection in a general TC-network where 1 6 i, j,k 6
n;k 6= i, j [101]. The output of Unit (i,j) will be the input of
other units according to the problem network structure. At each
unit, there are h sites, which corresponds to the total number of
neighbouring nodes of i, to carry out the inference operations as
defined in the site function.
The delay of TC-network convergence to deadlock-detection de-
pends on the size of the DES and the network topology, which both
determine the delay of information propagation within the network
and the delay of each computational unit. As can be seen, each unit in-
volves O(|A|) AND operations and one OR operation where |A| is the
number of adjacent edges. Hence, the solution time is O(k|A|) where
k is the number of iterations evaluated by each unit. In a software
computation, k equals to the number of nodes in the network which
guarantees that all nodes have been updated. However, in the hard-
ware implementation with parallel execution, k will be determined
by the network structure and |A| AND operations can be executed
in parallel. Each computational unit can simultaneously compute the
new expected output for all neighbour nodes. The delay of TC-network
convergence to deadlock detection is directly proportional to the size
of the DES, which determines the delay of information propagation
within the TC-network and the delay of TC computational units. The
worst case delay for the TC-network to converge to the deadlock de-
tection is investigated for several popular network topologies in the
NoCs literature. Some topologies are excluded because they are inher-
ently deadlock free in conjunction with the routing function stated
in Definition 4): e.g., tree, bus, star, butterfly, etc. Table 3.1 shows the
largest DES for several network topologies as a function of the network
size (k). The induction is used to find these equations. Consider the
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Network
topology
# of
nodes
# of
channels
Smallest
DES
Largest DES
k-ary 1-cube k 2k k k
k-ary 2-cube k2 4k2 4 3k2− 8
k-ary 2-mesh k2 4k2− 4k 4 3k2− 3k− 2
Table 3.1: DES analysis of a TC-network for different network topologies
k-ary 1-cube (ring) topology: the maximum number of channels in
such a network is 2k, while the largest and the only possible DES
is k as this will be the longest dependency cycle. Likewise for the
k-ary 2-mesh network topology (2D mesh) of k2 nodes with k rows
and k columns, the smallest DES in this network will span over four
nodes while the largest DES will be 3k2− 3k− 2 and thus, the detection
time will depend on the network topology and on how deadlocks are
distributed over the network nodes.
3.4.2 Coupling TC-network to NoC
An on-chip communication network itself defines the graph vertices
of its TC-network. This provides an opportunity for TC computation
embedding a TC-unit at each node. Unlike general computer networks,
where internode information can only be exchanged through packets,
on-chip networks can take advantage of additional dedicated wires to
transmit control data between routers. The TC-network shown in Fig-
ure 3.5 consists of distributed computational units and links between
them. The topology of the network resembles the defined graph topol-
ogy, which is the communication structure of a NoC. Although a 2D
mesh network is used here as an example, the proposed methodology
can be generalized to any network topology constrained only by Defi-
nition 2. At each node, there is computational unit which implements
Eqs. 3.2 and 3.3 for each channel. The output of the unit will be prop-
agated to neighbour units via interconnects. The TC-network tightly
couples to the NoC and each computational unit locally exchanges the
run-time information, such as local channels’ occupation and request
status, with the router.
In deadlock detection/recovery strategy the ultimate goal of de-
tecting a deadlock is to invoke a recovery mechanism. Recovering
one packet from each DES will be sufficient to break the deadlock
dependency cycle. However, performing exhaustive TC calculation
for the entire network will discover concurrently all the channels
in the network that are members of the same DES and will add re-
covery overhead by requesting to release all channels. Returning to
Figure 3.3c, the TC graph exhibits four self-reflexive paths around
ch1, ch5, ch7 and ch9 and all of them are members of the same DES
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Figure 3.5: A TC-network coupled to a 2D mesh NoC.
(satisfy Eq. 3.1). To reduce the hardware complexity of TC-networks
the transitive-closure algorithm can be solved by finding a path in
a multiple-source single destination network. In this case, it is pos-
sible to employ a light-weight network, a few logic gates and a few
wires, based on mutual exclusion units to implement the TC-network
to discover the existence of a self-reflexive path for each channel
(i.e., there exists i channel in TC matrix (T ) where Ti,i = True). The
mutual exclusion circuit ensures that only one channel can use the
TC-network at any time and channels are checked sequentially using a
simple token-ring protocol (hence, finding path(s) in multiple-source
multiple-destination network).
One possible token-ring path for mesh and torus networks is the one
presented in [22], a Hamiltonian cycle (see Figure 3.6). The token-ring
could be implemented as an asynchronous circuit [22] or could be
clocked using router clocks. However, the synchronous implementa-
tion is not a desirable option as it requires the same clock to span
the whole chip. This work implements an asynchronous token-ring
protocol circuit. However, this choice requires synchronizer circuits to
achieve the synchronization with the TC-unit in each router node (see
Section 3.4.3).
Circulating the token in the network is equivalent to changing the
destination and finding a path in the multiple-source single destination
problem. Each TC-unit seizing the token will initiate checking of the
corresponding router channels. The rest of the units will implement
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Figure 3.6: A Hamiltonian cycle [22] for a token ring distribution
a transitive property that passes the test signal to neighbour units if,
and only if, there is a chain of channel dependencies between its input
and output. This makes the TC-network self-pruning and will keep
switching power to minimum. The function performed in the TC-unit
that seizes the token is described in Algorithm 3.2. It starts checking
each channel in the router node. In a case where a self-reflexive path is
detected for a particular channel, line 10, it means the channel is part
of a DES and that channel corresponding deadlock flag is set (line 11),
which may be used by the router node to trigger a recovery. Otherwise,
the deadlock flag is reset and the next channel will be tested. Once
the TC-unit finishes checking all the channels of the corresponding
router, it passes the token to the next neighbour unit. The delay time
of the TC-network to converge and provide useful information will
mainly depend on the DES size. However, the TC-network can produce
a legitimate output even if it does not converge in a single clock cycle,
since a deadlock is a steady and persistent event [52]. Example 2 below
illustrates, with a high level of description, how to detect deadlocks
using Algorithm 3.2.
Example 2 To illustrate Algorithm 3.2 in a simplified manner, consider
the deadlock configuration presented in Figure 3.3a. In this case, both n and
m are set to 4, which is the number of cardinal directions and they will be
encoded as North = 0, East = 1, South = 2 and West = 3. Assume
at the present time that Router 3 initiates the checking of its east channel
(i.e., ch7 in Figure 3.3), which is equivalent to selecting the source node in
finding a path in a single-source multiple-destination problem. Clearly, ch7
has a self-reflexive path in the TC-graph presented in Figure 3.3c and it is
part of a DES. The Algorithm is detailed in the following (step by step):
i) For all the channels in this router (i.e., 3 in this case), check if there is
any channel that will be selected as a source node and assert its corre-
sponding TC signal going to the neighbour router to one (i.e., in this
case ch_sel[1] equal to 1 and therefore tc_tx[1] = 1; note that East is
encoded to 1 here, as mentioned before).
ii) For all the channels in this node, compute the transitivity property for
neighbour routers (tc_tx[i]), i.e., if there is a signal from the neigh-
bour (upstream) routers (tc_rx[j] equal to 1) and that channel is not
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Algorithm 3.2 Pseudo code of the TC-unit computation
Definitions :-
par denotes parallel operations.
n is the number of output channels from neighbour routers.
m is the number of output channels to neighbour routers.
tp[m] are temporary buffers.
Input :-
tc_rx[n] the TC-network signals from neighbour routers,
ch_oc[n] the channels occupation status from local router,
ch_req[n][m] the channels request status from local router,
ch_sel[m] the channel to check for self-reflexive loop.
Output :-
tc_tx[m] the TC-network signals to neighbours routers,
dd_flags[m] the deadlock detection flags to local routers.
1: par for i = 1 to m do
2: if ch_sel[i] then
3: tc_tx[i]← True
4: end if
5: tp[i]← False
6: par for j = 1 to n do
7: tp[i]← tp[i]∨ (tc_rx[j]∧ ch_oc[j]∧ (ch_req[j][i] = True))
8: end par for
9: if ch_sel[i] then
10: if tp[i] then
11: dd_flags[i]← True
12: else
13: dd_flags[i]← False
14: end if
15: else
16: dd_flags[i]← False
17: tc_tx[i]← tp
18: end if
19: end par for
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empty (i.e.ch_oc[j] not equal to 0) and the flit in this channel is re-
questing channel i. Returning to the particular case under considera-
tion, to compute the tc neighbour signal to the East, the tc_rx[North]
will equal to 1 coming from the neighbour router in the North and the
ch_oc[North] equal to 1, as it contains packet 4 (P4 in Figure 3.3a)
and ch_req[North] = East as P4 requesting the East channel, then
the tp[East] will equal to 1.
iii) The last step is to check if each tc neighbour signal is already selected
as a source node. If this is the case and the signal itself is 1, then a self-
reflexive path exists in this particular channel and the corresponding
deadlock flag is set (dd_flag[East] equal to 1). If the channel is not the
selected one for checking, then the computed signals are forwarded to
the neighbour routers and the deadlock flags are reset.
After deadlock recovery, the variables of the particular channel that detected
the deadlock (tp[i]) will be re-computed to 0, as there will be no more channel
dependencies, and then the corresponding dd_flag will be reset.
3.4.3 Hardware Implementation
Figure 3.7 shows a schematic for the proposed router for a general
NoC topology, with n input channels and m output channels, imple-
menting a deadlock detection method based on TC-computation and
TC-interconnects. As shown, the top level scheme of the router con-
sists of a set of input buffers. The schematic does not show the input
buffer for the traffic locally generated by IP core attached to the router
because it is not relevant to this study’s particular deadlock detection
method, assuming a finite time is required to consume a packet at the
destination. The input buffers are connected to a block implementing
the routing and arbitration algorithms. A fully adaptive routing algo-
rithm with minimal paths is used. The routing algorithm used in this
work sets no restrictions on the routing turns in the network and does
not use any virtual channels ordering; hence, deadlocks may occur.
The TC-interconnects and the TC-unit are implemented to efficiently
detect all true deadlocks. Figure 3.7 illustrates the router architecture
with n input channels and m output channels which can be used for
different network topologies.
The content of a TC-unit block is shown in the central part of Figure
3.7 in more detail. It consists of three components: a first block (TC-
computation) implementing the transitive property (described in Eq.
3.2 and Eq. 3.3), a second block (channel selection circuit) implement-
ing a channel sequence selector with a time delay based on the worst
case delay scenario (presented in Section 3.5.2.4) and a token-ring
protocol to initiate checking of the router channels attached to it.
The TC-computation block exploits the TC-interconnects, tc_rx[], pro-
vided by adjacent neighbours (upstream routers); the local channels’
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occupation, ch_oc[], and request, ch_req[][], provided by the local
router and the selected channel, ch_sel[], produced by the channel
selection circuit. It generates the TC-interconnects, tc_tx[], to adja-
cent neighbours (downstream routers) and deadlock detection flags,
dd_flags[], to the local router. The size of these signals depends
on the NoC topology; for instance, for a 2D mesh network n,m ∈
{North,East,South,West}. The description of the TC-computation
can be found in Algorithm 3.2 and the circuit is shown in Figure 3.7
(top-right).
The token-ring protocol is used to change the destination node
and initiate the checking of channels at that router node. A possible
implementation of the asynchronous token-ring protocol is to use
the David cell (DC) circuit [158], shown in Fig 3.8a. The DC consists
of three NOR gates of which two are cross-coupled (1&2) and the
third acts as a gating mechanism for the output r. A one hot sequence
structure can be formed using a chain of DCs as shown in Figure 3.8b.
In order to circulate the token, the DC-chain should have one DC in a
set condition, i.e., output e = 0 and f = 1, and the rest of the DCs in
the reset condition, i.e., output e = 1 and f = 0. The output of each DC
in the chain could be broken and used as the start and done signals
of the channel selector circuit. However, the start signal should be
synchronized with the local router clock, when a synchronous router
is used in the NoC. A typical synchronizer circuit can be found in
[97] which uses two edge-triggered flip-flops clocked by the receiving
circuit’s clock with a time delay between the clocking of the first and
the second flip-flops.
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(a) David-Cell circuit (in reset condi-
tion) [158]
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Figure 3.8: An example of token-ring protocol implementation
The asynchronous implementation of the token-ring requires two
wires from the previous router in the Hamiltonian chain and two wires
to the next router in the chain. Once a TC-unit seizes the token, it will
initiate a start signal to the channel selection circuit. After checking all
channels, a done signal is sent back to the token-ring circuit to pass the
token to the next neighbour router. The implementation presented in
Figure 3.7 illustrates that the router requires some additional circuits
and interconnects in order to perform the proposed deadlock detection.
These requirements are evaluated and compared, in Section 3.5.2.3,
with similar router architecture using the state-of-the-art timeout
detection mechanism.
The architecture introduced in Figure 3.7 is only one of the possible
router implementations. Different optimizations could be applied, de-
pending on the particular case under consideration. A point of interest
could be the generalization of the approach in order to check more
than one router channel simultaneously. This can be accomplished
by circulating more than one token in the token-ring protocol chain,
thus activating more than one router in the network to perform the
checking of its channels. It should be noted that a further TC-unit block
and TC-interconnect would be required, thus leading to additional
area/power increase. However, for the investigated traffic patterns
and network topology the results are not substantially different.
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3.5 results and discussion
3.5.1 Evaluation Methodology
The TC-network is evaluated in this section by comparing the per-
centage of detected deadlocks with the heuristic timeout mechanism
[22] for different network traffic and different flits injection rate. The
percentage of detected deadlocks is obtained as the ratio between the
number of packets detected as deadlock over the total number of pack-
ets (received and detected). Once a packet is presumed as deadlocked,
it is removed from the network. The consumed network energy caused
by dropping detected packets is computed. In general, the energy
dissipated by a network is divided into the following categories: 1)
Routing energy, which depends on the routing type; 2) Selection en-
ergy, which refers to the type of selection if the routing algorithm
returns more than one option; 3) Forwarding energy, which is used in
sending a flit; 4) Receiving energy, which is used in receiving a flit and
5) Waiting energy, which is related to the time the header flit remains
waiting until a successful routing takes place. The packet dropping
energy is defined as:
Edd_resolving = h×
(
Eforward + Ereceiving
)
+ Flitage
× [Ewait + f× (Erouting + Eselection)] (3.4)
where E denotes energy, Edd_resolving is the energy consumed to
resolve any detected deadlock, h is the number of hops the flit passed
before being aborted, and Flitage is the number of clock cycles the flit
existed in the network (either moving or waiting for resources to be
freed) and f is a Boolean flag that adds the last term to the equation
if the flit type is head (if the blocked flit is head it will continue
consuming energy by trying to reserve an output channel in each
clock cycle).
The performance evaluation was carried out using a modified ver-
sion of Noxim [62]. In particular, Noxim is modified by introducing
the TC-network and the timing-based deadlock detection techniques
[22, 124, 140]. Without any loss of generality, a NoC with the following
specification is chosen for the evaluation: a mesh topology with five
ports router architecture, fully adaptive routing with random selection
function, no virtual channels, and a crossbar switch - these can be used
in a wide range of NoC configurations. Each input channel consists
of four flit buffers and one clock cycle is assumed for routing and
transmission time across the crossbar and a channel. The results are
captured after a warm up period of 10,000 clock cycles. The overall
simulation time is set to 300,000 clock cycles. To ensure the accuracy
of results captured, with a higher degree of confidence, the simulation
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at each injection rate is repeated five times with different seeds and
their mean values taken.
3.5.2 Evaluation Results
3.5.2.1 Synthetic Traffic
Figures 3.9, 3.10 and 3.11 show the performance results for a 4× 4
2D mesh NoC and a uniform distribution of packet destinations1 with
different injection rate. The packet lengths are randomly generated
between 2 and 16 flits. Examining Figure 3.9, the majority of detected
deadlocks using the timeout mechanism [22] are false alarms. For
instance, 22% of the packets injected in the network at higher injection
rate are detected as part of deadlocks with the threshold value set to
32. The TC-network instead detected that less than 1% of packets are
in true deadlocks, consistent with literature [162] which stated that
deadlock is an infrequent event.
Figure 3.9: Percentage of detected deadlocked packets to the total received
packets using the TC-network and the timeout mechanism under
uniform traffic scenario
Figure 3.10 shows the network average delay versus the throughput
for full load range. It shows that a smaller threshold value used in the
timeout mechanism improves these two important network metrics
1 This kind of traffic pattern is the most commonly used traffic in network evaluation
[52] although it is very gentle because it naturally balances the load all over the
network.
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because it detects more false deadlocks and, by dropping them, will
alleviate network contention that may turn into congestion.
Figure 3.10: Performance of the TC-network and the timeout mechanism
under uniform traffic scenario with different injection rates
Examining figures 3.9 and 3.10, the threshold value of 256 could be
selected as the best value for such a network setting as it produces
a minimum detection percentage of 2.7% with good throughput and
latency. The selection of the best threshold value for different network
settings (packets’ length, buffer size and traffic type) was the goal of
several studies [112, 124, 140, 105]. However, the TC-network method
detects true deadlocks and produces similar throughput and latency
figures to the timeout mechanism with a 256 threshold value and
without the need for any parameters tuning.
Figure 3.11 shows the percentage of energy consumed to resolve
detected deadlocks to the total network consumed energy. The figure
is similar to, but not linearly proportional to the detection percentage
figure (Figure 3.9). This is because significant energy consumption is
caused by the routing function [62] which repeatedly tries to route the
head flit until the time out value has elapsed in the case of the time
out method (see Eq.3.4). For instance, the timeout-128 detects 5.3% at
saturation and it wastes 8.8% of the total consumed energy by aborting
these packets, while the Timeout-512 detects 2.6% at saturation and
wastes 9.1% energy. There are two underlying reasons for this: the
first is that the network with a bigger threshold value is delivering
fewer flits at the given simulation time (Figure 3.10); the second reason
is that the Flitage in Eq.3.4 is directly proportional to the threshold
value in the case when a packet is detected as deadlocked.
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Figure 3.11: Percentage of total energy consumed to resolve detected dead-
locks to the total NoC energy under uniform traffic scenario
To investigate different traffic scenarios and network sizes, figures
3.12, 3.13 and 3.14 show the performance results with the bit-reversed
traffic2. The network size is 8 × 8 mesh and the packet sizes are
randomly chosen between 32 and 64 flits. The results, in general, show
a similar trend to the previous example. Here, the threshold value of
1024 could be selected as the best threshold. The TC-network method
detects around 0.07% of packets as deadlocked and dropping them
consumed energy of less than 0.2% compared to 4% detected using
Timeout-1024 and a waste of energy of around 10%.
Moreover, this study implemented the deadlock detection tech-
niques proposed in [124] and [140], which were proposed to enhance
the accuracy of deadlock detection over the crude timeout method [22],
i.e., to reduce the false-positive-deadlock alarms. The timeout thresh-
old for each simulated technique is selected as 16, 32, 64, 128, 256, 512,
and 1024 clock cycles, but only the results for 64 and 256 cycles are
presented, since the only major difference is the measures scaling up
or down. In the following figures, the deadlock detection methods
proposed in [22, 124] and [140] will be labelled as crude, sw and fc3d
respectively, followed by the used timeout threshold value.
For the rest of the synthetic traffic patterns, the results are summa-
rized in Table 3.2. The results are presented for a single injection rate
2 Each node with binary address {bn−1, bn−2, . . . , b0} sends a packet to the node
with address {b0, b1, . . . , bn−1}.
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Figure 3.12: Percentage of detected deadlocked packets to the total received
packets using the TC-network and the timeout mechanism under
bit-reversed traffic scenario
which is labelled as the saturation packet injection rate (PIR)3, since
the majority of detections occur after the network saturation point.
Table 3.2 illustrates the efficacy of the proposed run-time deadlock de-
tection method over the three different existing timing based methods
[22, 124, 140]. The TC-network method significantly surpasses timing-
based deadlock detection mechanisms by avoiding false detections
and, as a result, reducing energy wastage to resolve all detected dead-
locks for all synthetic traffic scenarios presented in the table. It should
be noted that the quantitative analysis presented in the last row of
Table 3.2 as "TC-improvement" would vary according to the injection
rate and it is used here to summarize, on average, by what factor the
TC-network reduces the detected deadlocked packets compared to the
timing-based schemes [22, 124, 140]. Therefore, the TC-improvement
magnitude is not necessarily the same in the case where the evaluation
incorporated the entire load range. The results presented are for 8× 8
mesh with packet sizes randomly chosen between 32 and 128.
3 A network starts saturating when an increase in injection rate does not result in a
linear increase in throughput [26].
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Figure 3.13: Performance of the TC-network and the timeout mechanism
under bit-reversed traffic scenario with different injection rates
Figure 3.14: Percentage of total energy consumed to resolve detected dead-
locks to the total NoC energy under bit-reversed traffic scenario
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3.5.2.2 Real Application Traffic
As a more realistic communication scenario, a generic multi-media
system (MMS) [80], which includes an h263 video encoder, an h263
video decoder, an MP3 audio encoder, and an MP3 audio decoder, is
evaluated. In [80], the application is partitioned into 40 distinct tasks,
which are then assigned and scheduled onto 25 selected IP cores. The
topological mapping of IP cores into tiles of a 5× 5 mesh-based NoC
architecture has been obtained by using the approach presented in [25].
As can be observed from Figures 3.15 and 3.17, again the TC-network
method outperforms the timing based deadlock detection methods
with various threshold values. Interestingly the TC-network detects
zero deadlocks and thus does not consume energy for retransmis-
sion for this particular traffic, while the crude timeout method [22]
detects a considerable number of false deadlocks and wastes a con-
siderable amount of energy in recovering from these false deadlocks.
For instance, up to 27% of the MMS traffics are detected as deadlocks
with a 64 threshold value. The other timing-based deadlock detection
methods [124, 140] reduce the false deadlock alarms, compared to the
crude timeout method [22], but they do not eliminate them.
Figure 3.15: Percentage of detected deadlocked packets to the total received
packets using different methods under MMS
Figure 3.16 shows the network average delay versus the throughput
for full MMS load range. Once again, the result suggests that a smaller
threshold value used in the timeout mechanism improves these two
network metrics. This is because it detects more false deadlocks and,
by dropping them, alleviates network contention that may lead to
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Figure 3.16: Performance of the TC-network and the timeout mechanism
under MMS with different injection rates
congestion. However, timing-based detection methods with smaller
threshold values increase the amount of wasted energy for retrans-
mission. Therefore, another experiment was conducted to evaluate
the total energy (transmission + retransmission) required to drain
a fixed amount of data (2 Mbytes MMS traffic) for different network
loads. Table 3.3 shows the result of this experiment using different
deadlock detection techniques. The last column in the table shows
the accumulated energy saving using the proposed detection method
for the three injection rates presented in the same table. The energy
saving is different for the different detection methods used and for
different threshold values; for instance, the TC-network can save up to
5% of energy to run the 2 Mbytes MMS traffic compared to the timing
based method [22] with a threshold value equal to 64.
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Figure 3.17: Percentage of energy consumed to resolve detected deadlocks
(retransmission) to the total NoC energy (transmission + retrans-
mission) under MMS
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3.5.2.3 Area and Power Estimation
It is crucial in designing NoCs that routers should not consume a
large percentage of silicon area compared to the IP core blocks. For
this study, two fully adaptive routers based on the timeout and the
TC-network methods were designed in Verilog. These were then syn-
thesized using Synopsys Design Compiler and mapped onto the UMC
90nm technology library. Confirming well-known findings from, for
instance, [26] and [28], the hardware synthesis result shows that the
first in, first out (FIFO) buffer area significantly dominates the logic
of the router. The buffer area mainly depends on the flit size. For a
flit size of 64 bits and FIFO buffers with a capacity of four flits, it was
found that the TC circuit adds only 0.71% area overhead to the total
router area compared to 2.9% for the timeout [22] implementation
with 10 bit threshold counter. Thus the proposed method yields an
area gain of more than 2% in each network router circuit compared to
the timeout implementation.
Power consumption is also an important system performance met-
ric. The power dissipated in each router design was determined by
running Synopsys Design Power on the gate-level netlist of the router
with different random input data streams as test stimuli. It was found
that the power dissipated by the TC-unit is 0.44% of the entire router
power compared to 0.97% dissipated by the crude timeout circuit, with
10 bit threshold counter. This gives a power saving of 0.53%. In the
Intel TeraFlop 80-tiles chip implementation [157] the communication
power (Router + Links) estimation is 28% of the tile power profile. The
Router power, however, is 83% of the communication power. Taking
these numbers into consideration, and the power result from the pro-
posed router synthesis, suggests that the TC-unit will dissipate less
than 0.01% of the total tile power in similar NoC implementations.
Moreover, an investigation was carried out into the area and power
contributions of different timing-based deadlock detection methods’
circuits with different time-threshold values and they were compared
to the TC-unit circuit implementation. The area gain and the power
saving with the TC-unit implementation compared to different timeout
implementation can be observed in Table 3.4. The table clearly shows
that the techniques used in [124] and [140] introduce more area and
power overheads compared to the crude timeout implementation and
this is due to the extra hardware requirements required to implement
these techniques. The TC-network implementation, however, not only
improves the performance of the deadlock detection method, but also
minimizes the area and power overheads, as can be seen in Table 3.4.
However, the implementation of the TC-network requires some extra
control wires, as shown in Figure 3.7. The tc_rx[n] input wires and
tc_tx[m] output wires to/from each TC-unit are coming/going to TC-
units in neighbour router nodes. The token_in, token_ack_out, token_out
and token_ack_in signals are used to propagate asynchronously the
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token, i.e., changing the destination node, in the token-ring protocol
implemented in this work. Overall, the total number of wires required
to support the deadlock detection based on TC-network is
TC_Networkwires = n+m+ 4, (3.5)
where n is equal to the number of input channels andm is equal to the
number of output channels in each of the router nodes. Considering
the data used in the experiments (2D mesh network where n,m ∈
{North,East,South,West} and flit size of 64 bits), the TC-Network
wires are 12 in this case, which is less than 2% of the total wiring cost.
This number is small and will become smaller with a bigger flit size,
as well as being independent of the capacity of the input and output
buffers.
Module Proposed Module area to Module power to
name in total router area total router power
TC-unit This work 0.71% 0.44%
Timeout-1024 [22] 2.93% 0.97%
Timeout-256 [22] 2.33% 0.81%
Timeout-64 [22] 1.56% 0.70%
Timeout-1024 [124] 3.12% 1.16%
Timeout-256 [124] 2.54% 0.98%
Timeout-64 [124] 1.76% 0.91%
Timeout-1024 [140] 3.53% 1.51%
Timeout-256 [140] 2.94% 1.38%
Timeout-64 [140] 2.12% 1.24%
Table 3.4: Area and power contributions of the TC-unit and different timeout
circuits to the total router area and power
3.5.2.4 Delay Estimation
In order to study the operation delays, first the TC-unit’s critical path
gates delay is calculated using the sdf file generated after synthesizing
the circuit using worst case library. Secondly, the interconnect delay
calculation assumes the tiles are arranged in a regular manner on the
floorplan with 2mm× 1.5mm tile size, similar to the Intel TeraFLOPS
chip [157]. The maximum interconnect length between routers is 2 mm.
The load wire capacitance and resistance are estimated, using the Pre-
dictive Technology Model (PTM) [7], to be 0.146fF and 1.099 Ohm per
micron respectively. The wire delay between TC units, TC-interconnect,
can be readily calculated based on the distributed RC model [139]. In
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reference to Table 3.1, the worst and average convergence times of the
TC-network for different network topologies can be estimated. Figure
3.18 shows the worst and average times to discover a deadlock for
different network topologies and sizes. It is expected that the delay
required by the TC-network to converge to the desired output will
depend on the network topology and the size of the DES.
Figure 3.18: TC-network convergence time for different network topologies
and sizes
3.6 deadlock recovery system
The evaluation results presented in the previous sections show that the
TC-network is an effective method to detect true deadlocks. This sec-
tion proposes a new regressive recovery technique that augments the
well-known end-to-end communication protocol to handle detected
deadlocked packets. This technique then evaluated with the proposed
deadlock detection method, TC-network, and compared with other
timing-based detection methods and avoidance methods.
3.6.1 End-to-End Recovery Protocol
The end-to-end communication protocol is a standard transport layer
protocol used to provide a reliable communication between any source-
destination pairs in a network by retransmitting corrupted or lost
packets [52, 56]. There are several variations of the end-to-end protocol,
but in general the main idea behind it is quite simple: the source sends
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data, which could be a single packet or a block of packets, and retains
a copy of this data in a buffer waiting for the target destination
(receiver) to acknowledge (send Ack packet) before releasing the data
in the buffer and proceeding to send a new data. If the source (sender)
receives a negative acknowledgment (Nack) instead, which means
the destination received a corrupted data, then the source will start
resending the same data again. In a case where the data is lost in the
network because of any kind of fault and never reached the intended
destination, the sender will wait for a prior specified time (timeout)
and, if during that time no Ack or Nack is received, the sender will
initiate sending a copy of the data in the buffer assuming that the first
data transmitted is lost in the network. The last scenario may produce
several copies received by the destination and this can be solved in
the transport layer by ignoring the duplications [52].
There is a similar communication protocol known as the switch-to-
switch communication protocol, except that flits rather than packets
are transmitted and retransmitted at the link level. The data (flit) in-
tegrity is checked at each switch (a.k.a. router) in the network and
it requests flit retransmission from a previous switch if the received
data is corrupted. This switch level retransmission protocol requires
extra buffers in each switch and thus produces higher area and power
overheads in NoCs [35] compared to the end-to-end protocol. There-
fore, the latter tends to consume less power, but the transmitted data
undergoes high delay and thus NoCs can suffer from early saturation
[91, 165].
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Figure 3.19: Transmission scenario 1, which illustrates how to resolve the
deadlock if it forms part of the data packet.
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In this section, the objective is to provide a recovery mechanism
(protocol) to recover the detected deadlocked packets and evaluate
the proposed new NoC-based deadlock detection method (TC-network)
in a complete deadlock recovery system, i.e., consisting of deadlock
detection and deadlock recovery mechanisms. The assumption is made
in this section that the target NoC infrastructure is already utilizing the
end-to-end communication protocol to ensure the reliability of data
transmitted over the network. This, by itself, can be used to support a
regressive deadlock recovery method because any killed deadlocked
packets will be retransmitted after timeout specified in the source
IP. However, choosing the best timeout value is challenging due to
high correlation with network status (load, message length, traffic
distribution, etc.). Thus, a modification is made to the original end-to-
end protocol to avoid using any timeout counter in recovering detected
deadlocked packets. The recovery process can be stated as follows:
whenever a packet is detected as being deadlocked, the destination
address of that packet is changed to the local IP and a flag is set to
indicate a premature ejection. This work assumes at each IP there is
enough storage available in order to prevent any dependency cycle.
At the transport layer, the local IP will take one of three possible
actions based on the type of the received packet. In such a NoC any
deadlocked packets can be one of three different possible types at any
time. These are: 1) the transmitted data packet; 2) the acknowledgment
packet (Ack) and/or 3) the negative acknowledgment packet (Nack). It
is important to note that Ack and Nack packets each consist of a single
flit (wormhole switching).
To illustrate how the local IP will respond in the case of a premature
packet being received:
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Figure 3.20: Transmission scenario 2, which illustrates how to resolve the
deadlock if it forms part of the Ack packet.
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Figure 3.19 illustrates the first scenario where the data packet (Data1)
becomes part of a detected deadlock at Routerm and this triggers
the recovery process. The packet is ejected to the local IP. The IP
will extract the source information from the head flit and ignore the
rest and schedules to send Nack to the source (IP1 in Figure 3.19).
Eventually, the sender receives the Nack and retransmits Date1 again.
Figure 3.20 shows the case where Data2 is received by the destination
intact and an Ack packet is sent back to the source to acknowledge
Data2. However, the Ack packet is detected as part of a deadlock at
Routerm. The Ack is ejected temporarily to the local IP to break the
deadlock dependency cycle and a new Ack is sent to the source. The
third scenario is illustrated in Figure 3.21, where Date3 is received
tampered by the destination and a Nack packet is sent back to the
source to indicate that. However, the Nack packet is detected as part
of deadlock at Routerm. The Nack is ejected temporarily to the local
IP to break the deadlock dependency cycle and a new Nack is sent to
the source of Date3, requesting retransmission. These three scenarios,
presented in Figures 3.19, 3.20 and 3.21, are the only possible unique
situations and any other situations could be a mixture of these three.
As presented earlier in this work, the proposed protocol handles these
situations efficiently. In the next section, the proposed augmented end-
to-end communication protocol is evaluated in a NoC with a complete
deadlock recovery system.
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Figure 3.21: Transmission scenario 3, which illustrates how to resolve the
deadlock if it forms part of the Nack packet.
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3.6.2 Deadlock Recovery System: Evaluation Results
The aim in this section is to evaluate the proposed method in a full
deadlock recovery system. Several experiments are conducted for the
previously described reliable end-to-end transmission protocol with an
8× 8 2D mesh NoC and shuffle distribution traffic. The packet length
consists of 32 flits. The TC-network is evaluated by comparing the
percentage of detected deadlocks, percentage of energy consumed for
retransmission, throughput and latency with the heuristic timeout
mechanisms, namely the crude timeout [22], the software-based time-
out [124] and the flow control-based timeout [140]. Table 3.5 shows
the percentage of detected deadlocks and the percentage of energy
used for retransmission for each of the deadlock detection approaches
mentioned earlier. A threshold time of 32 clock cycles is used for this
experiment. Clearly the crude timeout mechanism performs the worst
among the all methods by detecting up to 52% of the traffic as dead-
lock at high load and consuming around 32% of the communication
energy to recover these false positive detections. The other two sophis-
ticated timeout mechanisms (sw and fc3d) performed much better than
the crude timeout mechanism by reducing the false deadlock detec-
tions and thus reducing the energy required for retransmission. The
proposed TC-network, however, outperforms the three techniques by
eliminating all the false deadlock alarms and thus substantially reduc-
ing the energy reburied for retransmission. The network throughput
and average delay for the four deadlock detection methods are shown
in Figure 3.22.
The figure clearly shows that the TC-network outperforms the timing
based deadlock detections method in terms of throughput and average
network delay. This can be due to the following: 1) the TC-network
detects deadlocks quickly without the need to wait for a specific
threshold time; 2) the timing based methods detect a lot of packets as
deadlocked and recovering all these packets will exhibit a big delay
and will add burden on the network performance. The timing based
methods consume a considerable amount of communication energy
for recovering detected packets (most of them are false alarms). Thus
another experiment is conducted to measure the energy required to
transmit 1 Mbyte of data through the network with a different injection
rate. The three timing based approaches and the TC-network approach
are employed for deadlock detection, while the recovery protocol used
in the experiment is the end-to-end protocol. Figure 3.23 shows the
consumed energy to drain the specified bandwidth with different
injection rates. Clearly, the TC-network consumes less energy to send
the data over the NoC for the full load.
To compare the performance of the deadlock recovery methodol-
ogy with the deadlock avoidance methodology, a new experiment
is conducted with the same settings as above. The objective here is
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Timeout-crude- Timeout-sw- Timeout-fc3d- TC-
crude-32 [22] sw-32 [124] fc3d-32 [140] network
IR DD% Er% DD% Er% DD% Er% DD% Er%
0.016 3.7 1.5 0.5 0.1 0.1 0.07 0.0 0.0
0.032 10.9 4.0 1.2 0.3 0.1 0.02 0.0 0.0
0.048 19.9 8.1 2.5 0.8 0.5 0.1 0.0 0.0
0.064 26.8 11.7 5.3 1.7 1.0 0.2 0.0 0.0
0.080 37.4 18.4 8.9 3.1 1.8 0.5 0.0 0.0
0.096 47.4 25.8 15.7 6.2 4.3 1.3 0.0 0.0
0.112 51.1 29.6 23.3 10.4 8.6 2.8 0.05 0.05
0.128 53.1 31.3 25.9 12.1 9.8 3.4 0.05 0.07
0.144 52.9 31.4 27.6 13.4 9.9 3.5 0.04 0.05
DD%: Percentage of detected deadlocks, Er%: Percentage of total energy consumed to resolve
detected deadlocks
Table 3.5: Percentage of detected deadlocked packets and percentage of total
energy consumed to resolve them under shuffle traffic scenario with
different deadlock detection schemes
to compare the fully adaptive routing algorithm augmented by the
TC-network with different deadlock avoidance techniques. The dead-
lock avoidance techniques may produce non-adaptive (deterministic)
or partially adaptive routing algorithms. The following routing algo-
rithms that adopt deadlock avoidance are chosen to compare with the
deadlock recovery: 1) XY routing [52] as a very popular deterministic
routing algorithm; 2) West-First [65] very popular partially adaptive
routing; and 3) Odd-Even [47] as it produces better adaptivness among
all the turn-based routing algorithms [47]. Figure 3.24 shows the
average network delay versus the network throughput for the four
above-mentioned routing algorithms. Clearly, the fully-adaptive rout-
ing algorithm outperforms all the other routing algorithms and this
is due to the maximal adaptivness provided by its routing function.
The XY routing performs the worst, since there is always one path
between each pair of communication irrelevant to the network status
(congested or not).
Figure 3.25 shows the energy required to transmit 1 Mbyte of data
through the network with different injection rate using the four differ-
ent routing algorithms. Clearly the TC-network approach consumes
less energy to send the 1 Mbyte of data for all the PIR conducted in
the experiment.
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Figure 3.22: Evaluation of deadlock recovery system with shuffle traffic dis-
tribution and different deadlock detection techniques.
3.7 summary and conclusions
Interconnection networks with adaptive routing are susceptible to
deadlock, which could lead to performance degradation or system fail-
ure. This chapter studies deadlock detection and recovery in networks-
on-chip, as opposed to deadlock avoidance. Detecting deadlocks at
run-time is challenging because of their highly distributed characteris-
tics. This work presents a deadlock detection method that utilizes run-
time transitive closure (TC) computation to discover the existence of
deadlock-equivalence sets, which imply loops of requests in NoCs. This
detection scheme guarantees the discovery of all true-deadlocks with-
out false alarms, in contrast with state-of-the-art approximation and
heuristic approaches. A distributed TC-network architecture, which
couples with the NoC architecture, is also presented to realize the
detection mechanism efficiently. Detailed hardware realization archi-
tectures and schematics are also discussed.
The proposed method is rigorously evaluated using a cycle-accurate
simulator and synthesis tools to demonstrate the effectiveness of the
TC-network based detection method compared to the timeout mecha-
nism. Experimental results confirm the merits and the effectiveness of
the proposed method. It drastically outperforms timing-based dead-
lock detection mechanisms by eliminating false detections and, thus,
reduces energy wastage in retransmission for various traffic scenar-
ios, including real-world application. The new method eliminates the
need for any kind of time out mechanism and delivers true deadlock
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Figure 3.23: Energy required to drain 1 Mbyte of data in the deadlock
recovery system for shuffle traffic and using different deadlock
detection techniques.
detections independent of the network load and message lengths,
rather than approximating with congestion estimation, as in the ex-
isting methods. It has been observed that timing based methods may
produce two orders of magnitude more deadlock alarms than the
TC-network method. Moreover, the hardware overhead for the TC-
network has been examined. The implementations presented in this
chapter demonstrate that the hardware overhead of TC-networks is
insignificant. It is found that TC-unit hardware consumes less than
0.75% of the router area and dissipates less than 0.45% of the router
power. These figures give an area saving of more than 2.0% and power
saving of more than 0.4% when compared to the crude timeout circuit
implementation with 10-bit threshold counter.
A new progressive deadlock recovery protocol is also proposed. The
recovery technique augmented the well-known end-to-end transmis-
sion protocol. The full deadlock recovery system (detection + recovery)
is evaluated with TC-network and the timing-based detection methods.
This system then compared to popular deadlock avoidance techniques
in terms of performance and energy consumed for communication.
Next chapter will present the results of implementing TC-network for
real-time deadlock detection in a 3D networks-on-chip.
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Figure 3.24: Performance evaluation of deadlock recovery and deadlock
avoidance systems with shuffle traffic distribution.
Figure 3.25: Energy required to drain 1 Mbyte of data in deadlock recovery
and deadlock avoidance systems for shuffle traffic.
4
3D - N O C S B A S E D T S V I N T E G R AT I O N
4.1 introduction
Over the past decades, shrinking transistor feature size has been the
core aspect of maintaining Moore’s Law [125]. The IC functionality to
keep with Moore’s observation needs to be doubled approximately
every two years. However, global interconnects became a performance
hindrance to current and future VLSI systems design because the
scaling favours logics more than interconnects [3]. This brought the
attention of researchers to other alternatives to maintain the trend.
One important way forward is to explore the design of multi-level IC
using 3D VLSI [135, 63, 106]. The possibility of 3D integration provides
a new dimension to exploit novel geometric integration of silicon dies
[58]. A variety of vertical cross-die interconnection techniques are
being developed. In particular, the TSV [144, 20, 95] of 3D-IC connect-
ing multiple die/wafer layers in a single chip provides opportunities
to increase the integration capacity and also reduces the lengths of
global interconnects. Moreover, 3D-IC chip is capable of integrating
different technological scales and/or different technological compart-
ments, such as CMOS logics, Memory, analogue sensors and even
micro-electro-mechanical systems (MEMS), by implementing them over
multiple die layers.
Combining NoCs with the emerging TSV-based 3D integration tech-
nology, 3D-NoCs, can produce high performance and high density SoC
and CMP designs which will sustain Moore’s Law. As 3D-NoCs are a
relatively recent methodology, thorough investigations are required
in order to evaluate the potential benefits. This chapter investigates
the merits of adapting the 3D-NoC design for future SoCs and CMPs by
comparing it with the 2D-NoC design. The comparisons are focused
upon three aspects: the average shortest path between any source/des-
tination pairs; network throughput and network saturation; and the
frequency of deadlock occurrences. The first and the second aspect
can be conceived as a measure for possible performance enhancement,
while the third aspect is a useful measure for the purpose of judg-
ing whether adopting deadlock detection methodology in designing
such a system can yield a better performance compared to deadlock
avoidance methodology. In addition, this chapter presents a 3D-IC fabri-
cated prototype chip and the associated testing results. A TC-network,
proposed in Chapter 3, prototype is fabricated using a die-stacked
3-layer 3D architecture using TSV and 150nm CMOS technology. The
main contributions of this chapter are as follows:
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• Investigating the advantages of implementing future on-chip
systems using TSVs-based 3D integration;
• Investigating the effect of adding an additional dimension to the
3D-NoCs in terms of deadlock formation rate;
• Introducing the design of TC-network architecture and its imple-
mentation, using three-layer 3D-IC. The vertical inter-unit com-
munication is achieved by means of TSV. The three-layer chip
prototype is fabricated using 150nm CMOS technology.
• Presenting the test results and findings of the fabricated proto-
type chip.
The design, fabrication, verification and test of the 3D-IC is accom-
plished as a part of collaboration project between Newcastle University
and MIT Lincoln Lab [5]. The latter contribution is primarily in the
layout, fabrication and packaging of the chip. Part of the 3D chip de-
sign test results are presented in [15, 116]. The rest of the chapter is
organized as follows: Section 4.2 illustrates the advantages of using
3D-NoCs design in terms of performance and deadlock occurrences.
Section 4.3 presents the prototype three-layer 3D chip and the testing
apparatuses. Section 4.4 includes experimental results and discussion,
while Section 4.5 summarizes and concludes this chapter.
4.2 advantages of 3d-nocs over 2d-nocs
This section investigates and sets comparative benchmarks between
2D-NoCs and 3D-NoCs in terms of average shortest path, network through-
put, network saturation and deadlock occurrences. Mesh topology is
chosen with five and seven ports router architecture for 2D and 3D-NoCs
respectively, this being because NoCs interconnected as mesh are very
popular for their regularity which suits chip layout [161, 157, 10]. The
performance evaluation was carried out using a modified version
of Noxim [62]. In particular, Noxim is modified to support 3D-NoCs
architecture and routing (XYZ and fully-adaptive routing algorithms).
Moreover Noxim modifications presented in Chapter 3 are also used to
evaluate the deadlock occurrences. In the simulated NoCs, each input
channel consists of four flit buffers. The results are captured after a
warm up period of 10,000 clock cycles. The overall simulation time is
set to 300,000 clock cycles.
4.2.1 Average Shortest Path Computation
The shortest path problem can be described as follows: Given a di-
rected graph G = (V,E) with n = |V| nodes and m = |E| edges, and
a cost associated with each edge ni → nj ∈ E, which is denoted as
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C(ni,nj). The edge cost can be defined subject to different applica-
tions. The total cost of a path p = 〈n0,n1, . . . ,nk〉 is the sum of the
costs of its constituent edges: Cost(p)=
∑k
i=1C(ni−1,ni). The shortest
path of G from ni to nj is then defined as any path p with a cost that
is min
∑k
i=1C(ni−1,ni) for all constituent edges ni. The computa-
tional procedure of all-pairs shortest-paths, using the Floyd-Warshall
algorithm, is outlined in Algorithm 4.1 [49]. It has three nested loops
containing a O(n). In lines 2-14, it converts the directed graph (G)
to a Boolean Adjacency matrix (A) to reflect the existing paths and
their costs in the graph. In lines 16-22, the all-pairs shortest-paths
is computed. The core formula computed in the three nested loops
can be seen in code line 19 which requires an addition operation and
minimum operator.
Algorithm 4.1 Floyd-Warshall algorithm to compute all-pairs shortest-
paths from a directed weighted graph G
Definition: -
Ci,j is the cost (weight) to go from edge i to edge j.∞ is a big value ∈ R.
Input: -
V is a set containing all vertices in G.
E is a set containing all vertices in G.
Output: - S(n) is an n×n matrix containing all-pairs shortest-paths.
1: n = |V|
2: for (i = 1 to n) do
3: for (j = 1 to n) do
4: if (i == j) then
5: Aij ← 0
6: else
7: if (e(i, j) ∈ E) then
8: Aij ← Ci,j
9: else
10: Aij ←∞
11: end if
12: end if
13: end for
14: end for
15: S(0) ← A
16: for (k = 1 to n) do
17: for (i = 1 to n) do
18: for (j = 1 to n) do
19: S
(k)
ij ← min(S(k−1)ij ,S(k−1)ik + S(k−1)kj )
20: end for
21: end for
22: end for
23: return S(n)
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The all-pairs shortest-paths can be extended to compute the average
shortest-paths length in NoCs to compare 2D and 3D topologies. In
network topology, the average shortest path length is a well-known
concept which is used as a measure of the efficiency of data transport
on a network. It can be defined as follows:
χ =
1
n · (n− 1) ·
n∑
i,j,i 6=j
d(ni,nj), (4.1)
where n is the number of vertices in G and d(ni,nj) is the cost of
the shortest path from node ni to node nj. Similar to Algorithm 4.1,
the status of connectivity for all-pairs of nodes in the network can be
determined by modifying the line 19 by replacing the + operator with
logical OR (∨) and the min operator with logical AND (∧). Certainly
the cost between any two nodes will become a binary value (1 for an
existing path and 0 for a non-existing path).
To illustrate using a numerical example, assumes a network with 8
nodes interconnected in 2× 4 2D-NoC (Figure 4.1) and 2× 2× 2 3D-NoC
(Figure 4.2) with different link weights of "1" for connected and "0"
for disconnected. A TC-network with TC-units can be used to find the
status of connectivity between nodes. If node 1 is the reference node,
then the optimal costs are V(3) = V(5) = V(6) = V(7) = V(8) = 1
and others are zeros for the 2D network. While for the 3D network, if
node 1 is the reference node, then the optimal costs are V(2) = V(3) =
V(4) = V(8) = 1, while others are zeros. This can also be extended
to compute the average shortest path length. Therefore, instead of
finding the connectivity as "0" or "1", the objective could be modified
to find the shortest distance between two nodes, and then find the
average of the shortest path lengths between all the connected nodes.
Returning to the given example, for the 2D network the optimal costs
are V(3) = 1,V(5) = 2,V(6) = 3,V(7) = 3,V(8) = 4 and the average
shortest path length is 2.6. While for the 3D network the optimal costs
are V(2) = 1,V(3) = 1,V(4) = 2,V(8) = 3 and the average shortest
path length is 1.75, assuming node 1 is the reference node for both
cases.
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Figure 4.1: Eight nodes NoC interconnected in 2D
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Figure 4.2: Eight nodes NoC interconnected in 3D
Different-sized networks are constructed and simulated in order
to evaluate and compare the 2D and 3D average shortest path length.
2D-NoC sizes are 3× 6, 4× 8, 10× 20, 10× 30, . . ., 10× 120 and 3D-NoC
sizes are 3× 3× 2, 4× 4× 2, 10× 10× 2, 10× 10× 3, . . ., 10× 10× 12.
Therefore the number of nodes in the network varies from 18, 32, 200,
300,. . ., 1200. The network link weights are randomly generated in
the simulation and then the average shortest path lengths (χ, see Eq.
4.1) for these networks are computed. A ratio of the 2D/3D yields is
defined as β in order to compare 2D and 3D-NoCs (β = χ2D/χ3D).
The vertical links length (called as TSV technology factor) is also
considered in the simulation. The 2D unit length is assumed 1 and
the 3D via unit length is TSV, see Figure 4.3. Therefore, TSV is varied
with TSV = 0.5, 1, 1.5, 3 and 5. The variation in TSV length is used
to observe the impact of the TSV on the scale of the network. Figure
4.4 shows the average shortest path lengths versus grid sizes (number
of nodes), together with the 2D/3D ratio β. β is close to 1 for small
networks and becomes steady in the range of 2.5 to 2.9 until a grid
size of around 800, then it rises rapidly for very large networks. An
increasing TSV technology factor moves the 3D performance towards
2D (with a break-even when TSV is around 12 to 15). The plot clearly
highlights the importance of the 3D technology especially for large
networks even with TSV length assumed to be multiple of the 2D planar
link length. In fact, many studies [111, 57] suggest that TSV link is
much faster than normal 2D planar links which enable many proposals
to serialize the vertical links to save area. The results presented in
Figure 4.4 support these proposals as the 3D network can still produce
a smaller average shortest path even if the TSV unit length is assumed
multiple of the planar 2D links (assuming aggressive serialization is
adopted).
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Figure 4.3: TSV unit length modelling in 3D-NoCs compared to planar 3D-NoCs
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Figure 4.4: Average shortest path lengths versus grid size (log)
4.2.2 Throughput and Network Saturation
This section presents cycle accurate simulations for both 2D and
3D-NoCs which are used to investigate the possible performance en-
hancement that can be gained using 3D-NoCs. The evaluation is focused
on the throughput and saturation point1. Figure 4.5 shows the through-
put and saturation IR improvements for 128 nodes connected as 2D
mesh NoC (16 × 8) and 3D mesh NoC (8 × 4 × 4). For this case, the
throughput improvement of the 3D-NoC is 94% and the saturation
load improvement is 100%. The result is captured based on a mesh
NoC topology with 5 and 7 channels router architecture for the 2D
and 3D-NoCs respectively and XY routing algorithm for 2D and XYZ
routing for 3D-NoCs. The routers’ vertical channels characteristics of
the 3D-NoCs are assumed to be the same as the 2D-NoCs channels (TSV
length equal 1, see Figure 4.3). Figure 4.6 shows the performance gain
of the 3D-NoCs over 2D-NoCs for different grid sizes. The improvement
increases rapidly when the number of nodes increases. The throughput
and saturation IR improvements can be accounted for by the smaller
1 The saturation injection rate (IR) calculated at the point of the increase in applied
load does not result in a linear increase in throughput [133].
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hops count in 3D-NoCs when compared to 2D networks [63]. Thus using
3D-NoCs, a substantial performance improvement can be achieved over
conventional 2D implementations.
Figure 4.5: Throughput and saturation IR improvements of 3D-NoCs over
2D-NoCs for 128 nodes connected as mesh (16× 8 and 8× 4× 4).
Figure 4.6: Throughput and saturation IR improvements of 3D-NoCs over
2D-NoCs for different network grid size.
4.2.3 Deadlocks Formation Rate
This section evaluates deadlocks formation rate on 2D and 3D-NoCs us-
ing TC-network, proposed in Chapter 3, and the state-of-the-art timing
based method [22]. The simulated NoC has 64 nodes interconnected as
8× 8 2D mesh and 4× 4× 4 3D mesh with uniform generated traffic. A
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fully adaptive routing algorithm is used without using any deadlock
avoidance techniques. Figure 4.7 shows the percentage of detected
deadlocked packets to the total transmitted packets through the NoC
with different IR.
Figure 4.7: Percentage of detected deadlocks for 64 nodes NoC configured as
2D mesh and 3D mesh with fully adaptive routing algorithm.
Figure 4.8: Percentage of energy consumed to resolve detected deadlocks to
the total energy for NoC configured as 2D mesh and 3D mesh with
fully adaptive routing algorithm.
In line with [22, 124, 140, 112], the formation rate of deadlocks
increases with the increase of network load. It is clear from the figure
that deadlock occurrences in the 3D-NoC are less probable than 2D-NoC
as the TC-network detects less than 3% in the 3D-NoC compared to
16% detected using the TC-network in the 2D-NoC. This can be due to
the extra spatial degree of freedom provided by the vertical channels
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in 3D-NoC implementation. It is worth mentioning that TC-network
method still detects fewer than the deadlocks detected using the time-
out method [22], 47% and 48% for time-out values equal to 64 and 128
respectively. Figure 4.8 shows the percentage of energy used to resolve
detected deadlocked packets to the total NoC energy. In general, the
figure shows similar trends to Figure 4.7.
4.3 prototyping and testing
This section presents the fabrication and testing results of the pro-
totype 3D chip2 which implements the 3D TC-network coupled to
3D-NoC. The 3D TC-network is used to compute at run-time the tran-
sitive closure of the NoC and identify the existence of a deadlock
equivalence-set, as presented in Chapter 3. The chip layout and the
pins map are shown in Figure 4.9. Table A.1 in Appendix A shows the
complete list of I/O pins map.
 
Figure 4.9: 3D stacked chip layout shows the input/output pins map
2 The chip was designed and implemented by Terrence Mak using MIT Lincoln Lab
3D foundry for fabrication. I contribute to the chip verification and testing and thus
the emphasis in this section is on the testing part.
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4.3.1 3D TC-network coupled with 3D-NoC
Figure 4.10 shows a 3D layout for the implemented TC-network cou-
pled to 3D-NoC. It is a NoC of 4× 4× 3 nodes and interconnected using
mesh topology. The design is fabricated in a fully stacked 3-tier 3D TSV
150-nm CMOS technology through MIT Lincoln Lab [5]. Each tier (layer)
consists of 4×4 tiles. The vertical inter-tiles communication is achieved
by means of TSV. Each tile consists of a TC-unit, TC-interconnect and
two sets of six bits register. The registers are used to mimic the chan-
nels’ occupations and requisitions in each NoC router, i.e. the cardinal
directions plus Up and Down directions. These internal registers can
be addressed and loaded from off-chip with the test stimuli. The three
tiers are manufactured in a 2mm× 2mm and 150-nm CMOS technology
and 3D Cu TSV.
 
TC-interconnects 
TC-units 
Programmable 
registers 
Vertical TC-
interconnects 
(implemented using TSVs) 
Figure 4.10: 3D layout shows the topology of the implemented chip.
4.3.2 Three-tier Ring Oscillator
To verify the feasibility of 3D circuits and the impact of TSV on
digital signalling and circuit operation a ring oscillator (RO), as a
standard digital circuit, is used. A 3D RO circuits with three invert-
ing stages is implemented with p-type metal-oxide-semiconductor
logic (PMOS) and n-type metal-oxide-semiconductor logic (NMOS) tran-
sistors width/length equal to 4µm/200nm and 2µm/200nm respec-
tively. The inverter chain consists in total of 43 inverters and crossing
4 TSV as illustrated in Figure 4.11. The first tier contains 17 inverters
and 13 inverters in each of the remaining two tiers. The number of
43 inverters is selected to allow the inverter chain delay enough time
for the rising and falling time of the oscillator. According to [139]
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2NTp  Tfalling+ Trising where N is the number of inverters and Tp
is the propagation delay of a single inverter. Thus N should be large
enough to satisfy the equation.
 
 
 
 
En 
inv_chain 
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TSV 
Metal 
Tier3 
Tier1 
Figure 4.11: Schematic of 3D ring oscillator implemented on-chip
4.3.3 Testing the 3D-IC chip
The following apparatuses are used to test the fabricated chip:
1. FPGA board, Spartan-3A DSP [11] from Xilinx, as reprogrammable
test environment for the chip.
2. A special socket and a printed circuit board (PCB) are used to
mount the chip on top of the FPGA board using the 50 pins
SAM interface. The PCB is designed to contain a programmable
voltage level shifter to convert the SAM interface signals to the
chip voltage level and vice versa (See Figure 4.12).
3. High performance oscilloscope and variable precise DC power
supply.
4. High performance digital signal analyzer
Test patterns are prepared in Verilog and synthesised and down-
loaded to the FPGA board to check the functional operation of each tier
in the chip separately and through tiers using the TSV connection. First,
the static functional test was successfully carried out when the chip
produces a stable output and draws a reasonable current (15.5mA at a
VDD of 1.5V). Then a set of dynamical tests are implemented. These
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Figure 4.12: Snapshot showing the setup to test the chip. The chip is mounted
in a special socket on top of a PCB then interfaced to the FPGA
board using a SAM interface.
dynamical tests can be described as follows: after power on, first the
chip is switched to initialization mode which resets all the internal
registers. Subsequently, it starts configuring different size and type
of deadlock loops by creating certain channels occupation and requi-
sitions dependencies. The size of the deadlock equivalence-set will
depend on how many nodes are participating in the loop, while the
type is used to differentiate the DES in a single tier (planar deadlock)
or through tiers (3D deadlocks), see Figure 4.13. The selection of the
size and the type is a function of 8 bits input port on the FPGA board.
Finally, the TC-network is activated by selecting the source node to
check if it is part of a DES.
The internal registers that represent channels occupations and req-
uisitions of each router in the NoC can be addressed using 4-bits ad-
dressing signals (RowEnable 〈1 : 0〉 , ColEnable 〈1 : 0〉) plus the layer
enable signals (LayerEN 〈2 : 0〉). The register data (RegBus 〈0 : 5〉) are
written with respect to the FPGA clock, 25.175 MHz, which is fed
to the chip. A proper delay is applied to the FPGA clock to ensure
that the arrival of the clock will be after the settling of the registers
address and data signals. After configuring, deliberately, different
size and type of DES, the TC-network computation can be initiated
by selecting a node in the NoC to check if it is part of a DES. In prin-
ciple, this represents the transitive closure computation of a single
source (selected node) and multi-destination (the reset of the nodes).
Source node selection is achieved by means of addressing signals
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Planar deadlocks  
3D 
deadlocks 
Figure 4.13: Examples of planar deadlock and 3D deadlock configurations
with different sizes in the 3-tiers chip.
(RowisSource 〈1 : 0〉 , ColisSource 〈1 : 0〉) and layer source enable sig-
nals (IsSourceLayerEN 〈2 : 0〉). After configuring the 3 tiers’ internal
registers the TC-network output (LxR0OUT 〈1 : 0〉 , LxC0OUT 〈1 : 0〉 ,
LxC0R0OUT_isZero, where x represent the layer number) is sampled
and read through the FPGA SAM interface, digital signal analyzer and
the oscilloscope. Figure 4.14 shows the input output signals of the 3D
chip with 12 nodes DES configured in the first layer of the chip and
detected by the TC-network. The blue signal is the triggering signal
to compute the transitive closure of the network and the red signal
shows the detection of a self reflexive loop (DES). The delay between
the raise times of the two signals is 8.12 ns.
Figure 4.14: The start of TC computation and the deadlock detection signals
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4.4 results and discussion
4.4.1 Ring Oscillator
This section present the test results of the 3D RO with 43 stages of
inverters connected together across three different tiers. Figure 4.15
shows the measured output of the 3D RO operation at VDD equal 1.5V .
It shows a signal oscillating at 448.91MHz. The plot demonstrates
that the three-tier ring oscillator chip is a successful 3D circuit. Figure
4.16 demonstrates the RO operation with different values of the power
supply (from 1.5V to 0.4V). The figure illustrates the simulation results
(frequency and period) with the actual measured result from the 3D-IC.
Here, because the wiring length is very short and capacitance induced
by 3D via is very small, the simulation neglects the TSVs delay. By
comparing the actual measured frequency (448.2 MHz, T=2.227ns)
with the simulated one (473.6MHz, T=2.112ns) at VDD of 1.5 volts,
and considering only the delay induced by TSV vias (totally 4 in the
ring oscillator), it is possible to obtain an estimation of the delay on
each TSV as (2227− 2112)/2/4 = 14.375ps.
Figure 4.15: Ring oscillator output captured showing an oscillation of 448.91
MHz
4.4.2 TC-network for Deadlock Detection
Different-sized planar deadlock loops have been configured in tier 1
and tier 2 of the chip. The deadlock detection signals for these loops
have been measured and plotted in Figure 4.17. The graph shows a
logical trend in the detection time to detect the deadlock when the
size of deadlock increases, i.e. covers more nodes, and the detection
time increases as well. However, the delay figures for tier 2 are bigger
4.5 summary and conclusions 94
than tier 1 and this could be due to different interconnect routing for
the two layers. Appendix A shows the individual oscilloscope capture
of the presented test.
Different deadlock loops have been configured in order to compare
the delay of the TC-network in detecting deadlocks in 2D and 3D. The
detection delay is measured with different power supply voltages and
plotted in Figure 4.18. The figure shows a slightly larger delay for
detecting deadlock in 2D and thus suggests the planar interconnect
delay is comparable to the vertical interconnect delay (TSV delay).
Here, it should also be emphasized that the TC-network is a pure
combinational logic and its computation speed is proportional with
the power supply voltage supplied to the chip.
4.5 summary and conclusions
The first part of this chapter demonstrated the effectiveness of using
3D-NoCs compared to 3D-NoCs using different design measures for
different network sizes. The average shortest paths length, network
performance (throughput and saturation injection rate) and deadlock
formation rate all show a considerable improvement when adopting
2D-NoCs compared to 3D-NoCs. In this study, the average shortest paths
length for 3D-NoCs was found to be 2x to 3x smaller than a 2D version of
NoCs with the same number of nodes. The 3D-NoCs design continues to
show improvements even when the vertical network links are assumed
multiple of the planar 2D links. This is to quantify the efficiency of
mass transport of 2D-NoCs compared to 3D-NoCs. Also, performance
evaluation of different sizes of 2D and 3D-NoCs revealed that 3D-NoCs
can greatly improve the network throughput and the saturation load.
The results show that around 100% throughput and saturation IR
improvements are achieved with NoC size 128 interconnected as 8×
4× 4 3D mesh compared to 16× 8 2D mesh and this improvement
increases when the network size increases. Moreover, this chapter
shows that deadlock is less probable in 3D-NoC due to the extra spatial
degree of freedom provided by the vertical channels.
The second part of this chapter presented the 3D TC-network chip
prototype and fabrication results. The prototype consisted of three tiers
combined in a single chip and interconnected using TSV technology.
Prototype testing results demonstrated the TC-network is effective
and detects deadlock rapidly in a NoC. TC-network deadlock detection
time was investigated using deadlock loops of various lengths. A set
of comparisons between the delay time to detect planar deadlocks
and the 3D deadlocks suggested that the vertical interconnect of the
TC-network, using TSV, has a similar delay time to the normal planar
interconnects. A 3D ring oscillator circuit realization in 3D using the
TSV was presented and tested. This work provided encouraging results
for future NoCs application using 3D embedded TC-network.
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(a)
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Figure 4.16: (a) Frequency (log); (b) period (log) of the 3D-IC ring oscillator
operation with different power supply values
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Figure 4.17: The time delay to detect different-sized deadlocks in tier 1 and
2 in the 3D-NoC chip (error bars represent the maximum and
minimum measurements).
Figure 4.18: Deadlock detection delay with scaling down the power sup-
ply voltage (error bars represent the maximum and minimum
measurements).
5
R U N - T I M E T H E R M A L A D A P TAT I O N I N 3D - N O C S
5.1 introduction
The continuing advances in technology scaling over the past decades
has led to very important improvements in the portability, size and
performance of electronic products, but with some real challenges.
Network-on-chip (NoC) [55, 33, 99] emerged as a new on-chip com-
munication paradigm for SoC and CMP design to tackle many of these
challenges. This new paradigm transmits packets between on-chip
cores through a network of interconnected routers instead of using
the classical point-to-point or bus-based interconnection.
Semiconductor manufacturing processes are approaching the physi-
cal limits of the semiconductors’ materials. This brought the attention
of researchers to other alternatives to continue deriving the benefits
offered by scaling. One important way forward is to explore the de-
sign of multi-level IC using 3D VLSI [135, 63, 106]. In particular, the
TSV [144, 20, 95] of 3D-IC connecting multiple die/wafer layers in a
single chip provides opportunities to increase the integration capacity,
reduce the global interconnects lengths, reduce the form factor and
enable heterogeneous integration. However, increasing the integration
capacity offered by technology scaling and 3D-IC integration led to
several chip manufacturing thermal challenges: 1) scaling decreases
the maximum junction temperature of transistors [152]; 2) 3D integra-
tion exacerbates the spatial temperature gradients over different chip
stratum [41]; 3) both scaling and 3D integration increase the density of
devices which means higher power dissipation and higher heat gener-
ation; 4) leading to designing cooling system based on a worst-case
becomes infeasible for commercial products [85]. These thermal chal-
lenges are increasingly affecting the performance and the reliability of
microelectronic products. It has been reported in [148] that over 50%
of electronic product failures can be accounted for by thermal issues
and hotspots formations. Furthermore, higher temperatures can cause
slower devices, increasing leakage current, increase the interconnect
delay due to increase in the resistivity and thus increase the possibility
of timing closure failures in the communication fabric.
NoCs are repeatedly reported to consume a large portion of the dies
power, e.g., 40% of tile power dissipated by each router in MIT RAW
chip [155, 8] and 28% of tile power goes to the router plus links in the
Intel 80-tiles TeraFLOPS chip [157, 77]. It also has been reported in [28]
that links and router power are comparable to computation unit power
in each tile. Moreover, the power density of the router tends to be
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higher than the rest of the tile which consequently makes it generate
higher heat than the rest of the tile. This work argues that routing in
NoCs based systems determine significant parts of the thermal gradient
and by better control of routing, a better thermal distribution over the
entire chip can be achieved. Hence, this chapter introduces an adaptive
strategy to effectively diffuse heat throughout the 3D geometry. This
strategy employs a dynamic programming network to optimize the
direction of routing in NoCs. The main contributions of this chapter
are as follows:
• Proposes a new adaptive routing strategy to effectively dif-
fuse heat throughout the NoCs based CMPs via routing pack-
ets through the coolest and less utilized resources (routers and
links).
• Introduces a distributed architecture, DP-network, to implement
the proposed adaptive routing strategy in a 2D and 3D NoCs.
• Develops a tool, which is based on the accurate HotSpot thermal
model and SystemC cycle accurate model, to simulate the thermal
system and evaluate the proposed approach.
• Evaluates the proposed methodology through experimental stud-
ies and comparisons with the state-of-the-art adaptive routing
algorithms using various traffic scenarios.
Part of the results of the proposed adaptive routing strategy is
presented in [18, 17]. This chapter is organized as follows: Section 5.2,
summarizes the related work for thermal modelling and mitigation of
the ICs. Section 5.3 illustrates the methodology behind the proposed
run-time thermal adaptation strategy. Section 5.4 presents the on-chip
communication, power and thermal models adopted in this work.
Section 5.6 summarizes and concludes this chapter.
5.2 related work
The complex thermal behaviours prohibit the advancement of 3D VLSI
systems. Thus thermal modelling of the chip (2D and 3D) and thermal
mitigation become very important research topics and researchers [148,
152, 60, 85, 113, 167, 109, 45] have given a lot of attention to these topics.
In terms of modelling, Skadron [152] and his research group made
valuable efforts in modelling the thermal behaviour of Microprocessor
chips. They started from a basic resistance-capacitance (RC) dynamic
compact model to model the main heat transfer path with typical
package settings. Their thermal model solver software is called HotSpot.
The software evolved through several versions (from version 1.0 [82]
up to version 5.02 [85]) with more accurate modelling of different heat
transfer paths, materials, chip package and also enabled multi-layer
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chip modelling. Currently, HotSpot does not support multiple materials
within one layer in the 3D modelling, which could be necessary for
modelling TSVs. However, in [50] the software is extended to enable
modelling heterogeneous layers.
Thermal mitigation methods have also been studied by different
researchers. For example, DVFS to avoid exceeding the emergency
temperature are used in [60]. On-line task allocation to avoid exceed-
ing the maximum temperature and hotspot formation is proposed
in [113]. Others propose a run-time thermal management scheme
for on-chip networks that uses mainly traffic throttling to avoid ther-
mal emergencies [152, 148, 109]. All these techniques proposed for
heat mitigation require sacrificing performance to avoid maximum
temperature violation.
Exploring NoCs routing capabilities to better control the chip tem-
perature and distribution has been partially explored by a recent work
in [45], where a non-minimal 3D routing algorithm that routes packets
to the layer closest to the heat sink then towards the destination has
been proposed. It is basically a modified version of XYZ routing. This
has been combined with a different type of traffic throttling to prevent
reaching the emergency temperature. This work, however, introduces
an adaptive strategy to effectively diffuse heat throughout the 3D geom-
etry. The proposed approach would significantly diffuse the hotspots
from a 3D geometry and the overall temperature can be significantly
reduced and all the thermal mitigation from previous works can be
used as integral part of this work, e.g., DVFS, traffic-throttling, etc.
5.3 methodology for run-time thermal adaptation
5.3.1 Dynamic Programming
Dynamic Programming (DP) is an optimization method which was
first introduced by Richard Bellman [32] in the 1940s and developed
since that through a large number of research papers [31, 64, 37, 24]
and books [30, 66, 49, 38]. It has proved its effectiveness in a variety
of practical problems in many disciplines [145, 136] where the main
complex problem can be broken down into simpler subproblems and
many of these subproblems are often the same. DP is based on a fairly
simple idea which can be stated as: in general, to solve a given complex
problem then one should combine the solutions of different parts of the
problem (subproblems). In other words, dynamic programming (DP)
refers to nesting smaller decision problems inside larger decisions. In
contrast to divide-and-conquer method which shares the same definition
of DP so far, the latter can yield a solution if the subproblems are not
independent. DP method takes far less time than naive methods (if
the repeating subproblems are exponentially large) as it aims to solve
each subproblem only once. DP conveys the same concept in both
5.3 methodology for run-time thermal adaptation 100
mathematical optimization and computer programming contexts. It
is important to notice that not every decision problem can be broken
down into subproblems. However, frequently decision problems that
extend a number of points in time can be broken apart recursively.
Bellman describes this as the "Principle of Optimality" or what was
later called "Bellman equation" which is a necessary condition to apply
DP. The Bellman equation states the value of a decision problem at a
definite point in time in relation to reward from some initial choice
plus the remaining value of the decision problem after making the
initial choice. The decision-making problems can be expressed in a
recursive form as:
Vi(t) = max∀k
{Ri,k(t) + Vk(t)}, ∀i, (5.1)
where Vi(t) is the expected reward of the i-th state and Ri,k(t) is
the reward of transition from state i to state k. The optimal solution to
such an equation requires listing of all the possible states which can
be computationally excessive because of the "curse of dimensionality"
[154, 30].
5.3.2 Coolest Path as Shortest Path
The shortest path problem is a classical problem in graph theory. The
shortest path between two nodes (vertices) in a weighted graph is a
path such that the summation of the costs (weights) of its edges is
minimal. Figure 5.1 shows the shortest path as a bold line between
source node (S) and destination node (D). It also highlights that the
shortest path problem exhibits the optimal substructure attribute which
means combining the optimal solutions of the subproblems yields
the solution to the original optimization problem. Any problem must
show such a property in order for DP method to be applicable.
A range of run-time issues, such as dynamic routing, fault tolerance
design and thermal aware-routing, can be formulated as the shortest
path problem and resolved using a DP. Given a directed weighted
graph G = (V,A) with n = |V| nodes and m = |A| edges, a cost
is associated with each edge s → d ∈ A, which is denoted as Ts,d.
The edge cost can be defined subject to different applications and
in this work is defined as the local router temperature. The nodes
are the NoC’s routers and the edges are the links. The total cost of
a path p = 〈r0, r1, . . . , rk〉 is the sum of the costs of its constituent
edges: Cost(p)=
∑k
i=1 Ti−1,i. The shortest (coolest) path of G from ri
to rj is then defined as any path p with a cost (temperature) that is
min
∑k
i=1 Ti−1,i for all constituent edges ri.
The shortest path problem can be readily formulated and resolved
as linear programming (LP) problem [75]. Suppose node (router) rd is
the destination node and the target is to compute the coolest path cost
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Figure 5.1: The shortest path in a weighted graph (bold line from S to D). It
is clear this problem exhibits optimal substructure; a straight line
indicates a single edge; a broken line indicates a shortest path
between the two nodes it connects (other nodes on these paths
are not shown).
t(s,d), ∀s ∈ V, i.e multi-source single destination problem. To express
it as LP, the constraint becomes t(s,d) 6 t(u,d) + Ts,u to indicate that
the cost of the coolest path from any node rs to destination rd is less
than or equal to the coolest path from node ru plus the cost of a direct
path from node ru to node rs. Intuitively, the cost to go from the
destination node rd to itself is zero, thus t(d,d) = 0. Therefore, the
following LP formulation can be obtained:
Minimize
∑
∀s∈V
t(s,d)
Subject to t(s,d) 6 t(u,d) + Ts,u,∀s,u ∈ V,
t(d,d) = 0.
Otherwise, the problem can be declared in the form of the Bell-
man equation, which describes a recursive formula in step k. This
formulation can lead to a simple parallel construction to accelerate
the calculation. To find the cost of the coolest path from a source node
(rs) to a destination node (rd) will require the cost-to-go function (or
DP-value), which is the expected cost from rs to rd. This expected
cost will be recursively updated based on previous estimates until
it reaches the optimal value, i.e. the minimum cost in term of tem-
perature which will represent the coolest path from rs to rd. This
algorithm is known as dynamic programming. In its discrete form, the
k-th symbol refers to the iteration number and the ∗ symbol refers to
the optimal cost. The Bellman equation becomes,
V(k)(s,d) = min
∀u∈V
{
V(k−1)(u,d) + Ts,u
}
(5.2)
5.3 methodology for run-time thermal adaptation 102
where V(d,d) = 0. If the recursion is expanded from r0 to rk, the
cost-to-go can be expressed as the total cost of the path from node r0
to node rk,
V∗k(r0, rk) = min
{r0,r1,...,rk}∈Pkr0 ,rk
{
k∑
i=1
Ti−1,i
}
(5.3)
where destination node rd = rk and Pki,j is the set of paths from ri
to rj , all of which have k edges. The optimal decisions at each node
ri that direct to the coolest path can be obtained from the argument of
the minimum operator at Eq. 5.2 as follows:
ns = arg min∀u∈V
{V∗(u,d) + Ts,u} (5.4)
where the optimal decision becomes µ(s,d).
5.3.3 Dynamic Programming Network
LP and DP approaches can yield the optimal solution for the coolest
path optimization problem which was formulated as shortest path
problem in the previous section. However, the DP approach presents
an opportunity to greatly improve the computational speed by solving
the problem using a parallel architecture. A DP-network architecture
can be introduced to solve the Bellman recursive equation (Eq. 5.4)
in a parallel computational platform. Such a network has a parallel
architecture, and can be used to compute the coolest path solution
through the simultaneous propagation of successive inferences.
From the literature, Lam and Tong [101] introduced a DP-network
to solve a set of graph optimization problems with an asynchronous
and continuous-time computational framework. This inference net-
work has been shown to be inherently stable in all cases and robust
with an arbitrarily fast convergence rate [101]. A parallel computa-
tional network for solving the dynamic routing problem for NoCs is
also proposed in [117]. This chapter, however, proposes an adaptive
strategy to effectively diffuse heat throughout the 3D chip geometry
by selecting and optimizing the direction of data manoeuvre in a
NoC. It also presents the implementation of this strategy using a dis-
tributed architecture, DP-network, which closely couples with the NoC
infrastructure.
The DP-network is constructed by the interconnection of autonomous
computational units. The structure of a unit U and links in a general
inference network can be described by the following equations:
ηk(i, j) = µ(i,k) + µ(k, j) (5.5)
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µ(i, j) = min
∀u∈N(i)
ηk(i, j) (5.6)
where each unit represents a binary relation U(i, j) between two
objects and there are R sites, neighbouring units, to perform the infer-
ence action as defined in the site function (addition in this problem
formulation). The value of the corresponding relation between i and j
is then determined by resolving the conflict among all of the site out-
puts (minimum operator). Simply, ηk(i, j) represents the site output
at the k-th site and µ(i, j) stands for the unit U(i, j) output. The units
are linked to resemble the coolest path problem structure where each
unit represents a node and a link represents an edge. A distributed
network can readily be implemented using such realization.
5.3.4 Coupling DP-network with 3D-NoC
The DP network approach is illustrated in Figure 5.2. It consists of
a network of distributed computational units and links between the
units. The topology of the network resembles the defined graph topol-
ogy, which is the communication structure of a NoC. At each node,
there is a computation unit, which implements the DP coolest path
calculations. The numerical solution of the unit will be propagated
to the neighbour units via the neighbourhood interconnects. The DP
network is tightly coupled with the NoC and each computational unit
locally exchanges information with the corresponding NoC node. In
particular, each unit receives the local router temperature and sends
the optimal direction to route packets based on the coolest path to
the target destinations. Figure 5.2 also shows temperature sensor(s)
embedded in each tile which can be similar to any of the proposed
on-chip sensors in [150, 74, 48].
5.3.5 NoC Routing with DP-network
Algorithm 5.1 presents the operations required for updating the rout-
ing directions with a DP-network. At each node unit, there are R inputs
from the R neighbour nodes for the expected costs. The local router
temperature, which is used as the cost in the DP-unit computation,
could come from local embedded sensors in the chip or a core running
the thermal model simulator. The output of the unit at node ri is the
updated expected cost V(i, j) and is sent to all adjacent nodes. The
main algorithm is outlined in line 1− 7. For each destination j and
direction k, the expected cost will be computed and the minimum cost
will be selected, as stated in line 5. The optimal direction for routing is
selected and used to update the routing directions, as stated in line 6.
Although the algorithm consists of two for-loops, this can be realized
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Figure 5.2: A DP-network coupled to a 3D mesh NoC, drawing not to scale
in hardware with a parallel architecture and the computational delay
complexity can be reduced to linear. To avoid deadlock, the proposed
strategy adopts the deadlock-free turn model [65]. The Negative-first
turn model is used. It prohibits all turns to the south-west and east-
north in a 2D mesh network plus the south-down, east-down, up-west
and up-north turns in a 3D mesh network.
5.3.6 DP-network Convergence Time and Complexity
The delay of DP-network converges to an optimal routing solution
depending on the network topology, which determines the delay of
information propagates within the network, and the delay of each
computational unit. It can be seen that each unit involves O(|A|) ad-
ditions and comparisons where |A|) is the number of edges. Note
that the number of addition corresponds to the number of adjacent
nodes and |A|) is an upper bound, which corresponds to the config-
uration of a fully connected network. Hence, the worst case solution
time is O(k|A|), where k is the number of iterations evaluated by each
unit. In software computation, the k equals to the number of nodes
in the network, thus k = |V |, which guarantees that all nodes have
been updated [49]. However, in the hardware implementation with
parallel execution, k is determined by the network structure and A
additions can be executed in parallel. Each computational unit can
simultaneously compute the new expected cost for all neighbouring
nodes. Therefore, the solution time becomes the time for the updated
value to be distributed to every other node and the computational com-
plexity becomes O(1). The network convergence time is proportional
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Algorithm 5.1 Pseudo code of the proposed dynamic thermal opti-
mization routing using DP-network
Definitions:-
par: denotes parallel operations,
ri: the current node (router),
Input:-
V(i, j), i ∈ R(i) where R(i) returns all neighbour nodes of ri and
i = 1, 2, . . . ,R
Ti router local temperature from thermal model or local sensor(s),
Output:-
µ(i, j) is the optimal direction from node i to j.
V∗(i, j) is the optimal cost from node i to j.
1: for all i such that ri ∈ V do
2: par for all k directions such that k ∈ R(i) do
3: V ′(i,k, j) = V(k, j) + Ti
4: end par for all
5: V∗(i, j) = min∀kV ′(i,k, j)
6: µ(i, j) = arg min∀kV
′(i,k, j) {Update routing direction}
7: end for all
to the network diameter, which is the longest path in the network. To
determine the minimum rate at which to clock each of the DP-units
and still guarantee the convergence, the formula equation can yield
that:
NdimNdst(tlink + tunit) < ttemp_sampling, (5.7)
where Ndim is the NoC diameter,Ndst is the number of destinations
(number of NoC nodes), tlink is the delay time of the DP-interconnect
between each neighbour nodes, tunit is the delay time of the DP-unit
computation and finally ttemp_sampling is the time to sample the
temperature of the individual router. To estimate tlink, the predictive
technology model (PTM) [7] is used to evaluate the load wire resistance,
inductance and capacitance which was found to be 448Ω, 1.9nH and
169fF per mm respectively for maximum interconnect length between
routers equal 2mm and technology size of 65nm. The wire delay
between DP-unit and DP-interconnect can be readily calculated based
on the distributed resistance-inductance-capacitance (RLC) model [139].
For the temperature sampling time, it has been reported in [152] that
a sampling period of 3 to 10µs gives excellent precision. Knowing
NoC’s size and diameter, tunit can be easily computed to satisfy the
formula above. Then the frequency to operate each DP-unit can be
readily computed.
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5.4 on-chip communication, power and thermal models
5.4.1 Communication Model
The network of concern in this work is a collection of router nodes
connected by channels. Each router is connected to a single IP core
that can inject/consume packets via the router. An adaptive routing
algorithm with minimal paths is used. A wormhole flow control
technique [54] is employed which has been widely used in NoCs.
The performance evaluation was carried out using a modified ver-
sion of Noxim [62]. In particular, the router architecture was modified
by adding additional ports for communicating the DP values and
introducing a routing-table updating scheme. Moreover, Noxim was
extended to support 3D-NoCs topologies and routing. The simulator
was also back annotated with all energy estimations extracted from the
hardware synthesis tools and NoCs power simulator (see next section).
The traffic patterns embedded in Noxim were used for the performance
evaluation.
5.4.2 Area and Power Model
The router’s area and consumed energy are evaluated using Orion 2.0
[94] NoCs power simulator with router configuration and floorplan
similar to the Intel 80-tiles chip [157] (see Figure 5.3), i.e., 3GHz
operating frequency, 1V supply voltage, 39 bits channel width, etc. In
general, the energy dissipated by a NoC is divided into the following
categories: 1) Routing and arbitration energy which depends on the
routing type; 2) Forwarding energy which is used in sending a flit to
the next router or IP; 3) Receiving energy which is used in receiving a
flit; 4) Clock energy which is the energy dissipated by the clock and
5) Waiting energy which is related to the time the header flit remains
waiting until a successful routing takes place (leakage energy). The
forwarding energy, which is the dominant energy on the router, can
be divided into the following:
Eforward = Ebuffer + Ecrossbar + Elink_traversal (5.8)
where E denotes energy, Eforward is the flit forward energy and
Ebuffer is accounted only for buffer reading energy, while the buffer
writing energy is computed as part of the flit receiving energy.
5.4.3 Thermal Model
A typical modern chip package can be seen in Figure 5.4. The schematic
shows several heat conductive layers between the PCB, on which the
chip is usually installed, up to the ambient temperature represented
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Figure 5.3: The floorplan of the Intel 80-tiles chip fabricated at 65nm technol-
ogy.
by the air flow. The schematic is very popular in the academic commu-
nity dealing with thermal aware architecture design, thermal package
design and dynamic-thermal-management [148, 84, 85, 113]. The pack-
age is designed in such a way as to maximize the heat-flow from
the active layer(s), in this case the die(s), to the ambient temperature
and thus to remove the heat generated by the actual chip activity.
This path represents the primary heat-flow in the package. The layers
that constitute this path are in sequence; the die(s), thermal interface
material, heat-spreader and heat-sink which is usually cooled by a
fan. These layers are often made of aluminium, copper, or some other
highly conductive material to maximize the heat-flow. Also there is a
secondary heat-flow path from the die(s) to the PCB and the package is
designed in a way to minimize the heat-flow through it in order to pro-
tect the board and the other devices installed on it from excessive heat
accumulation. This path is from the die(s) to the PCB and it consists
of the following: the die(s), C4 pads and underfill, IC carrier (usually
ceramic), solder balls and the PCB. Moreover, there are other heat-flow
paths which represent the lateral heat transfer between each layer in
Figure 5.4 and the ambient. These heat transfer paths are included in
the adopted thermal RC model [86].
The model is built on the basis of a well-known duality between
thermal and electrical phenomena, as both are described by the same
differential equations. The heat transfer through material is similar to a
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current passing through a resistor and capacitor. The generated voltage
difference (potential difference) is analogous to temperature difference
(potential difference) and the electrical resistance that caused the
difference is analogous to thermal resistance, while the delay in voltage
change (analogous temperature change) is due to the existence of
electrical capacitance (analogous thermal capacitance). As in electrical
circuits, thermal capacitance is necessary for modelling transient heat
transfer behaviours and both thermal resistance and capacitance will
determine the time constant of the transient change (RC time constant).
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Thermal interface 
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Printed circuit board 
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Figure 5.4: Side view of a typical IC package installed on a PCB showing the
constituent layers [84].
Figure 5.5 shows a simplified RC-thermal model of the studied IC.
Figure 5.5a demonstrates the primary and the secondary heat trans-
fer paths to ambient which are represented by a potential difference
circle. Rupper_convection and Rlower_convection represent the convection ther-
mal resistors to the ambient, while Rupper_conduction, Cupper_conduction ,
Rlower_conduction and Clower_conduction represent the combined thermal
conduction resistors and capacitors of the primary and secondary heat
transfer paths (these are the layers shown in Figure 5.4 which are
combined here to avoid cluttering). Also, for the sake of clarity, the
die is modelled in the figure as a single current source (node) flow
through die thermal resistor (Rdie) to the heat transfer paths. In fact, in
the actual model, each die is divided into several nodes to represent
the architectural blocks consisting of (i.e. router and core). Between
each of the architecture blocks a lateral thermal resistance is modelled
to reflect the heat diffusion between adjacent blocks within the die.
Figure 5.5b shows an example of a die divided into two units and
the lateral thermal resistance between them is labeled as Rlateral_u1&u2.
Likewise, the chip may consist of several dies (3D IC) and these could
be readily added to the described RC model with their corresponding
heat-sources. Furthermore, to avoid cluttering, the lateral heat transfer
is modelled in each layer of the chip presented in Figure 5.4, but not
shown in the figures presented so far. Figure 5.5c illustrates the lateral
heat transfer for the heat spreader layer. In addition to the thermal
resistance of the heat spreader (Rspreader) to the thermal resistance of
the heat-sink (Rsink) and eventually to the convection thermal resis-
5.4 on-chip communication, power and thermal models 109
tance (not shown in Figure 5.5c), it consists of four lateral thermal
resistance (Rlateral_spreader) connected directly to thermal convection
resistance then to the ambient. This applies precisely for all the layers
shown in Figure 5.4. The values of thermal resistance (R) and the ther-
mal capacitance (C) can be computed from the following well-known
equations:
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Figure 5.5: Dynamic compact model illustration: (a) RC model for Figure 5.4;
(b) RC model for an example die with two architectural units (u1
& u2) and their connection to the upper and lower layers; (c) RC
model for the heat-spreader layer, illustrating the four cardinal
direction’s lateral heat transfer paths.
R =
t
k×A (5.9)
C = c× t×A (5.10)
Where t is the thickness of material (measured in m), k is the
thermal conductivity of the material per unit volume (measured in
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W/(m.K)), A is the cross-sectional area (measured in m2) and finally
c is the thermal capacitance per unit volume (measured in J/(K.m3)).
A more detailed discussion regarding the thermal model derivation,
calibration and its validation against a commercial finite element
simulator can be found in the original HotSpot papers [152, 84, 85, 86].
Table B.1, in Appendix B, summarizes all the materials parameters
used in this work.
5.4.4 Tool Chain for Dynamic Thermal Optimization for 3D-NoCs
NoCs communication, power and thermal models, described earlier, are
integrated in an automated flow to work as a tool chain for dynamic
thermal optimization for 3D on-chip network. Figure 5.6 illustrates the
core modules (represented by circles) and the interaction among them
(depicted as arrows), as well as the necessary configuration and initia-
tion parameters required by each core. The technology, architectural,
die and package parameters are used to configure the three modules.
Moreover there is internal storage between core modules and these are
the places where passing parameters and measurements take place.
The flow can be summarized as below:
i) Initiation and configuration parameters are fed to the models.
ii) The power simulator computes the dynamic and static energy
of routers and links and passes them to the NoCs cycle accurate
simulator.
iii) The NoCs simulator is used to generate the power traces for the
specified temperature sampling interval and pass the data through
internal storage to the thermal simulator.
iv) The thermal simulator receives the power traces and, based on
the chip floorplan and the package specification defined by the
initiation files, it generates the steady state temperature distribu-
tion over the entire chip. The temperature measurements are sent
back to the NoCs simulator.
v) The NoCs simulator updates the router temperature received from
the thermal simulator and if the simulation time is not finished
will go back to step iii.
Finally the cycle accurate NoCs performance results and temperature
variations over the entire simulation time are saved to storage in the
computer for later analysis and visualization.
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Figure 5.6: Automated flow of the proposed tool for dynamic thermal opti-
mization for 3D-NoCs
5.5 results and discussion
5.5.1 Evaluation Methodology
Several experiments were conducted on 2D and 3D NoCs based CMPs
to evaluate the proposed method. The CMP configurations such as the
floorplan, number of cores, technology features, etc. were adopted
from the Intel 80-tiles fabricated chip [157]. The floorplan of the chip
was arranged as an 8× 10 2D matrix of tiles (core + router + links). In
this work the main focus is to study the communication infrastructure
and its effect on the overall chip thermal behavior. Thus, the centre of
attention here is on the main NoC components, routers and links, while
the rest of the tile components such as IPs, Clock, etc. are modelled in
the floorplan of the chip and the power consumption is assumed to be
72% of the overall tile power, and as [157] shows, the communication
power (NoC) is at 28% of the tile power.
Without any loss of generality, a NoC with mesh topology is cho-
sen with five and seven ports router architecture for 2D and 3D CMP
configurations respectively, because NoCs interconnected as mesh are
very popular in the NoC’s community. Each input channel consists of
four flits buffer and one clock cycle is assumed for routing and trans-
mission time across the crossbar. The Negative-first routing algorithm
[65] is chosen for comparison with the proposed dynamic thermal
optimization routing using DP-network. This is mainly for two reasons:
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firstly, because Negative-first has a better degree of adaptiveness than
the rest of turn-model [65] and secondly, because the proposed work
adopted the Negative-first rules to avoid deadlock (see Section 5.3.5).
All deterministic routing algorithms are excluded, like XY and XYZ,
because it is not fair to compare the proposed adaptive routing with
non-adaptive ones.
Regarding thermal model simulation, it is crucial that the thermal
model be initialized with the right heat sink temperature because
the time constant of the heat sink is significantly larger than the
time constant of individual architecture blocks in each die(s) [152, 83,
86]. Therefore, as suggested by [83], the simulation is carried out in
two phases. First, an estimate of the initial heat sink temperature is
acquired using average power consumptions for each architectural
block. Then this estimate is used to initialize the second phase run. In
this way, more reliable results will be obtained. The overall simulation
time is set to 3, 000, 000 clock cycles (equivalent to 1ms). The initial
silicon temperature and the ambient temperature is assumed 25oC,
similar to previous works [148].
5.5.2 Evaluation Results
5.5.2.1 Two-Dimensional NoCs
An experiment with a transpose traffic scenario is performed for a
2D-NoC based CMP with Negative-first adaptive routing algorithm and
with the DP-network routing. Figure 5.7 shows the steady state tem-
perature distribution over the entire chip. Because of the traffic nature,
the figure clearly shows a higher temperature along the diagonal. In
Figure 5.7a, clearly the chip is subjected to several hotspots areas lying
in the centre of the chip. Any of these hotspots can cause fatal damage
to the chip or at least they will increase wear-out and aging rate. On
the other hand, Figure 5.7b shows the temperature distribution of
the chip when using the DP-network. The figure clearly shows that
the DP-network successfully diffuses hotspots and distributes the heat
more effectively over the entire activity area. In general, it reduces the
maximum chip temperature by 2.3oC.
It can be observed that, in general, the last two rows of tiles are
much cooler than the rest of the chip. The main reason for this is the
nature of the traffic (transpose) which limits the activity to the upper
64 tiles (8× 8). The last two rows will simply send and receive nothing
and eventually they converge to ambient temperature, except the the
lateral heat transfer effect caused by the upper neighbours’ rows. The
other three reasons, which also applies for all the boundary nodes,
are: 1) the routers in these nodes have either 4 or 3 channels compared
to the standard 5 channels router (not located in the boundary) and
this makes the router consume less power and is therefore cooler;
2) the boundary nodes have a direct lateral convection heat transfer
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to the ambient in addition to the normal conduction heat transfer
through the heat-sink and 3) the routers in the boundary have less
communication load.
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Figure 5.7: Temperature distribution of the 80-tiles chip subjected to transpose
traffic scenario
Figure 5.8: Temperature occurrences over the 80-tiles chip with transpose
traffic scenario
The histogram in Figure 5.8 shows the steady state chip tempera-
ture occurrences with and without DP-network. The granularity of the
grid model (thermal) used to evaluate the temperature distribution
is 64× 64 (i.e., 4096 thermal nodes). The figure clearly shows that
DP-network effectively eliminates or reduces the higher temperature
incidents (68oC, 67oC and 66oC), while it increases the nominal tem-
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perature occurrences (63oC, 62oC and 61oC). Figure 5.9 shows the
maximum steady state temperature distribution over the 80-tiles with
and without utilizing the DP-network. If the last 16-tiles (from 64 to
80) were excluded for the reason explained earlier regarding the traffic
nature, the figure clearly shows that DP-network effectively reduces
the maximum temperature of the tiles located in the middle of the
chip (tile-20 to tile-54) and increases the maximum temperature of
the tiles in the boundary (0 to 19 and 55 to 63). This is because of the
DP-network’s run-time dynamic optimization capability to converge
to the cooler paths in the network and thus guide the packets away
from any thermal stress and hotspots. This produces better and more
evenly distributed temperature over the entire chip and also improves
the network performance (throughput and latency), as will be shown
in the next section.
Figure 5.9: Maximum steady state temperature distribution of the 80-tiles
chip subjected to transpose traffic scenario
Figure 5.10 illustrates the transient thermal behaviour of the tiles
over the thermal sampling time (3.3us). It shows 50 samples of a
selection of tiles located in different places. Once again, the DP-network
managed to reduce the temperature of the hotspot tiles by directing
the traffic away from them. It also selected the cooler tiles to route
the traffic through them and thus increased their temperature slightly.
Both cases are illustrated in the sample of the selected tiles in the figure.
The family of curves presents an interesting and very powerful feature
of the DP-network. They show what can be called the "learning curves"
of DP-network to converge to optimal paths in terms of temperature
distribution. The figure includes only 50 samples because the curves
show no dramatic changes after that.
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(a) Sample of tiles located in the center of the chip
(b) Sample of tiles located near the boundaries of the chip
Figure 5.10: Temperature variation over time for a selection of tiles intercon-
nected as 8× 10 2D mesh NoC and subjected to transpose traffic
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5.5.2.2 Three-Dimensional NoCs
For 3D chip the assumption that there are three dies similar to the Intel
80-tiles chip is made and they are integrated using TSV technology
process. In such a scenario and because of the physical geometry of
the 3D chip, the die-to-heatsink heat conduction efficiency is different
for each layer. For example, the top layer in the chip on average has
better heat-removal efficiency than the inner layers since it is closest
to the heat-sink and to the ambient temperature. This could lead, in
the inner layers, to high temperature hotspots and thus could cause
permanent device damage. An experiment for the three layers chip
is conducted subjected to butterfly traffic scenario and fully-adaptive
routing algorithm with and without the proposed thermal adaptation
strategy. Figure 5.11 shows the steady state temperature distribution
of the hottest layer in the chip with and without the DP-network.
Figure 5.11b illustrates the ability of DP-network to spread the heat
generated from the chip activity over the entire chip area and thus
diffuse hotspots that are clear in Figure 5.11a (without DP-network).
The dynamic optimization ability of the DP-network leads the routers
to use cooler paths to route packets. The DP-network successfully
reduced the peak chip temperature by more than 3oC (from 77oC to
less than 74oC).
The histogram in Figure 5.12 shows the temperature occurrences
for the three layers with and without utilizing DP-network. Again
the DP-network effectively eliminates higher temperature incidents
(77oC, 76oC and 75oC) and reduces the incidents with (74oC and
73oC). However, it increases the nominal temperature occurrences
dramatically (the middle of the figure). Moreover, the DP-network
does not have very low temperature occurrences (such as 66oC) and it
reduces the occurrences of 67oC considerably. All this data leads to a
very important conclusion that the DP-network adaptive capabilities
effectively diffuse heat throughout the 3D geometry by converging to
cooler paths to route data in NoCs. This will be more evident if Figure
5.13 is investigated. It shows the maximum temperature of each tile
in the three layers with and without using the DP-network. The DP-
network managed to reduce the temperature of the tiles 16 to 64,
while it increased the temperature of tiles 0 to 16 and 64 to 80 in each
layer of the chip. The difference between the maximum and minimum
temperatures is 11oC in the case of routing without the DP-network.
This is reduced to 7oC when the DP-network is employed. Figure
5.13 also shows that DP-network successfully reduces the difference
between the individual layers of the chip for better support of more
layers. Figure 5.14 shows the transient temperature change of the
above described experiment for a selection of tiles distributed over the
three layers. It can be inferred that the DP-network over time learns
about the cooler and hotter paths in the chip and thus routes packets
accordingly.
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(a) Negative-first
(b) DP-network
Figure 5.11: Temperature distribution of the simulated 8 × 10 × 3 3D NoC
subjected to butterfly traffic scenario
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Figure 5.12: Temperature distribution over the 240-tiles chip with butterfly
traffic scenario
A new experiment is conducted to investigate the performance of the
3D-NoC. A transpose traffic is used with a different IR. Figure 5.15 shows
the average delay plotted against throughput. It clearly shows the DP-
network improving these two important network metrics compared to
Negative-first. It improves the throughput by 20%. Figure 5.16 shows
the minimum and maximum temperature of the hottest layer versus
the IR. It clearly shows that the chip peak temperature is increased
with the increase of the IR, which is natural as chip activity is increased.
The gap between the maximum and the minimum temperatures also
increases with the increase of the IR. However, using DP-network
reduces the gap between the minimum and maximum temperatures.
To quantify this improvement, the following formula can be defined:
DPtemp_improvement = (1−
T ′max − T ′min
Tmax − Tmin
)100%, (5.11)
where (T ′max − T ′min) and (Tmax − Tmin) are the differences be-
tween the maximum and minimum temperatures with and without
DP-network respectively. Applying Eq. 5.11 on the data presented in
Figure 5.16 will yield 32% improvement of the DP-network at IR = 0.4.
It means routing using DP-network reduces the maximum variation on
the chip temperature by 32%. For the rest of the traffic scenarios the
results are summarized in Table 5.1. It shows the performance metrics
and the maximum and minimum temperatures of each layer with IR
values not causing large throughput differences for fairness in com-
parison. It also shows the percentage of the DP-network improvement
over the Negative-first routing for each of the fields computed using
Eq. 5.11.
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(a) Layer 0
(b) Layer 1
(c) Layer 2
Figure 5.13: Maximum temperature distribution over the 240-tiles chip
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(a)
(b)
Figure 5.14: Temperature change over time for a selection of tiles under
butterfly traffic.
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Figure 5.15: NoC performance (Average delay versus Throughput) for trans-
pose traffic
Figure 5.16: Maximum (max.) & minimum (min.) temperature for the hottest
layer under transpose traffic.
5.5 results and discussion 122
Ex
pe
ri
m
en
t
Se
tt
in
gs
Pe
rf
or
m
an
ce
M
ea
su
re
m
en
ts
La
ye
r
0,
Te
m
p.
La
ye
r
1,
Te
m
p.
La
ye
r
2,
Te
m
p.
Tr
af
fic
+
R
ou
ti
ng
IR
Th
ro
ug
hp
ut
A
vg
.D
el
ay
M
ax
.D
el
ay
M
ax
.
M
in
.
M
ax
.
M
in
.
M
ax
.
M
in
.
R
an
do
m
+
N
eg
at
iv
e-
fir
st
0.
04
8
0.
05
39
36
.1
7
34
4.
98
81
.2
5
66
.6
9
80
.5
4
66
.5
7
79
.5
4
66
.3
8
R
an
do
m
+
D
P
0.
04
8
0.
05
42
30
.4
8
18
7.
15
78
.3
5
67
.7
77
.8
67
.5
3
77
.0
4
67
.2
Im
pr
ov
em
en
t
w
it
h
D
P
0.
5%
15
.7
%
45
.8
%
26
.9
%
26
.5
%
25
.2
%
Sh
uf
fle
+
N
eg
at
iv
e-
fir
st
0.
04
8
0.
05
25
42
.7
0
95
9.
71
78
.6
6
64
.3
7
77
.8
5
64
.0
8
76
.8
6
63
.8
2
Sh
uf
fle
+
D
P
0.
04
8
0.
05
27
31
.2
7
39
9.
27
75
.2
5
65
.4
0
74
.6
8
65
.0
0
73
.8
9
64
.7
0
Im
pr
ov
em
en
t
w
it
h
D
P
0.
3%
26
.7
%
58
.4
%
31
.1
%
29
.7
%
29
.5
%
Bi
tr
ev
er
sa
l+
N
eg
at
iv
e-
fir
st
0.
02
88
0.
03
20
12
6.
02
76
83
68
.8
58
.0
7
67
.3
6
57
.8
0
66
.3
9
57
.7
0
Bi
tr
ev
er
sa
l+
D
P
0.
02
88
0.
03
23
34
.6
9
60
7.
0
67
.0
0
58
.9
0
66
.2
0
58
.6
0
65
.3
0
58
.3
0
Im
pr
ov
em
en
t
w
it
h
D
P
0.
7%
72
.7
%
92
.2
%
24
.5
%
20
.5
%
19
.4
%
Ta
bl
e
5.
1:
Pe
rf
or
m
an
ce
m
et
ri
cs
,m
ax
im
um
an
d
m
in
im
um
st
ea
dy
st
at
e
te
m
pe
ra
tu
re
m
ea
su
re
m
en
ts
(i
n
C
o
)
fo
r
di
ff
er
en
tn
et
w
or
k
tr
af
fic
w
ith
an
d
w
ith
ou
t
D
P-
ne
tw
or
k
5.6 summary and conclusions 123
5.6 summary and conclusions
In networks-on-chip (NoCs) hotspot formation and higher thermal
variations over different chip regions/layers can lead to timing closure
failures in the communication fabric. With the introduction of the
3D VLSI technology, thermal variations will get worse. These complex
thermal behaviours prohibit the advancement of 3D VLSI system. In
particular, the high-density through-silicon-via-based 3D integration
could lead to ultra-high temperature hot-spots and permanent silicon
device damage.
This chapter introduced an adaptive strategy to effectively diffuse
heat throughout the 3D geometry. This strategy employs a dynamic
programming network to select and optimize the direction of data
manoeuvre in a NoC. This led also to developing a tool, which is based
on the accurate HotSpot thermal model and SystemC cycle accurate
model, to simulate the thermal system and evaluate the proposed
approach. The evaluation results demonstrated that the proposed
approach can significantly diffuse the hotspots from a 3D geometry
and maximum temperature can be reduced by 4oC. Given the same
thermal constraints, the throughput performance of an adaptive NoC
can also be improved by 20%.
This work opens up a new avenue to explore on-chip adaptability for
future large-scale 3D integration. The methodology of using different
cost functions for DP-network is one of the future directions of this
work. Moreover, the work presented in this chapter can be integrated
with any of the existing heat mitigation techniques to produce a run-
time thermal management system (see Chapter 6).
6
R U N - T I M E T H E R M A L M A N A G E M E N T F O R
3D - N O C S
6.1 introduction
Relentless advances in the field of technology scaling over the past
decades have resulted in significant improvements in the portability
and performance of electronic products. Nevertheless, some challenges
have emerged. A major issue is that the scaling favours logic more
than interconnects. To mitigate this deficiency, VLSI designers adopted
a communication centric methodology which embraced a new on-chip
communication paradigm, namely Network-on-Chip (NoC) [33, 55].
On the other hand, recent technological advances in 3D-IC provide a
promising platform for the realisation of NoC based multicore systems
and rendering augmented performance and heterogeneous integration
capabilities. In particular, the TSV [144] of 3D-IC connecting multiple
die/wafer layers in a single chip provides opportunities to increase
the integration capacity. Considering 3D-NoCs in the future, SoCs and
CMPs will bring huge advantages, among which are shorter global
interconnects lengths, less delay, better scalability and smaller form
factor.
However, the increase in transistors’ density and power density
as a result of aggressive technology scaling [3], combined with the
additional tightly coupled physical layers imposed by 3D integration,
has led to chip thermal challenges. On the one hand, the higher power
dissipation is converted to higher temperature generation on-chip. On
the other hand, the 3D integration exacerbates the spatial temperature
gradients over different chip strata as a result of having different heat
conduction path lengths towards the heatsink. Thus, the generated
high and uneven thermal stress on the silicon layers could affect
the performance and the reliability of microelectronic products. In
particular, this can cause slower devices, increased leakage current
and interconnect delay due to higher resistivity. This will also lead to
increasing the probability of devices’ timing failures.
In NoC based systems, communication power budget takes up a
significant proportion of the overall chip power consumption. The
NoC workload contributes significantly to the power and results in
significant heat generation in the system. For instance, it has been
reported in [148] that the on-chip network dominates processors in
heat generation for some communication centric applications in the
MIT Raw chip. Hence, this study argues that by better utilizing the on-
chip routing and communication resources, the thermal dissipation of
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the whole chip can be better controlled. This is particularly important
to 3D-NoC, in which a tighter and more aggressive thermal diffusion
can be observed. It is, therefore, calling for a reliable and systematic
strategy to optimize the communication pathways on 3D chips.
This chapter proposes an adaptive dynamic programming-based
run-time thermal management (DPRTM) strategy for networks-on-chip.
The strategy consists of two regenerative schemes, namely proactive
and reactive control. The proactive control employs a coolest path-
first (CPF) technique, similar to what has been proposed in Chapter 5,
which aims to reduce the probability of experiencing thermal hotspots
by effectively re-directing routing loads towards the coolest paths
among the available pathways. This approach can effectively and
homogeneously re-distribute the on-chip heat over the entire chip at
multiple layers. The reactive control scheme is triggered when there
is a significant rise in temperature to a point where it is above the
thermal limit. In this case, a throttling technique is integrated into the
management strategy to reduce power consumption and, thus, rapidly
cool down the chip. Although throttling is effective in moderating
heat dissipation, it is at a cost of NoC throughput and average delay.
This might result in critical delay and traffic hotspots. Therefore, the
proposed DPRTM strategy is equipped with a priority scheme, namely
least throttled paths-first (LTPF), which redirects packets away from
the throttled paths whenever possible to minimize the impact of
throttling on performance, such as throughput and delay. The major
contributions of this chapter are:
• Propose a new dynamic programming-based run-time thermal
management (DPRTM) system, including reactive and proactive
schemes, to effectively diffuse heat throughout NoC-based CMP
via routing packets through the coolest paths, when the tempera-
ture does not exceed the chip’s thermal limit. When the thermal
limit is exceeded, throttling is employed to mitigate heat in the
chip and DPRTM changes its course to avoid throttled paths and
minimize the impact of throttling on chip performance.
• Introduce a distributed architecture based on dynamic program-
ming, to implement the proposed adaptive routing strategy for
both proactive and reactive phases.
• Expand the developed traffic and thermal co-simulation tool
described in Chapter 5. This tool is used to evaluate the proposed
thermal management technique.
• Evaluate the proposed methodology through experimental stud-
ies and comparisons with the state-of-the-art techniques for RTM
in NoC using various traffic scenarios.
• Evaluate the hardware area and power overhead introduced by
the proposed DPRTM.
6.2 related work 126
This chapter is organized as follows. Section 6.2, summarizes the
related work for thermal modelling and mitigation of the ICs. Section
5.3 illustrates the methodology behind the proposed run-time thermal
adaptation strategy. Section 5.4 presents the on-chip communication,
power and thermal models adopted in this work. Section 6.4 illustrates
the proposed hardware realization and hardware synthesization result
and Section 5.5 includes experimental results and discussion. Section
5.6 summarizes and concludes this chapter and outlines some possible
directions for future developments.
6.2 related work
Run-time thermal management is scarcely studied in NoCs based sys-
tems context. The work proposed in [148] suggests a RTM framework
for 2D-NoC which is called ThermalHerd. This can be considered as
one of the first works evaluating the run-time thermal impact on NoC.
The framework consists of the following: temperature monitors; traf-
fic monitoring counters; distributed throttling mechanism; reactive
and proactive routing algorithms. The temperature monitors can be
updated from either distributed thermal sensors or on-line thermal
estimations. This is also applied to the work proposed in this chapter.
For the traffic monitoring, this will require four different counters
in each network router. The four counters are updated at every tim-
ing window which depends on the nature of the traffic. These four
counters are combined using weighted average and used to dynami-
cally predict the traffic workload. As a control action, ThermalHerd
uses distributed traffic throttling (router-wise) to decrease the local
workload by throttling the input traffic. However, the algorithm used
for throttling is quite complicated as it uses exponential function to
increase the throttling. It also distinguishes between the throttling
level of local traffic (injected locally) and the traffic arriving from
neighbour routers. Lastly, ThermalHerd uses proactive and reactive
routing schemes which both rely on the thermal information commu-
nicating using the NoC channels. However, there is a lack of a concrete
description on how these schemes work. Moreover, the two schemes
are introduced based on intuitive observation regarding the thermal
correlation and traffic balancing.
It is crucial in designing NoC that any additional hardware should
not consume a large percentage of silicon area compared to the router
and IP core blocks. Power consumption is also an important system
performance metric. Hence, extra power dissipated (heat generated) by
any additional hardware could lead to amortize the benefit of adopting
it. In the ThermalHerd case (presented in [148]), the work is lacking
in any implementation ideas and thus all the presented evaluation
results can be questioned because implementing such a multifarious
framework could cost considerable area and power budget.
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Exploring 3D-NoC routing capabilities to better control the chip tem-
perature and heat distribution has been partially explored recently in
[45], where a non-minimal 3D routing called downward XYZ (DW-XYZ)
routing is employed. The authors propose to use DW-XYZ to migrate
the workload from upper to lower layers. They argue that by doing
so, it will be possible to improve the heat diffusion efficiency of the
chip, since lower layers are closer to the heatsink. To comply with
bandwidth constraints and to minimize the impact on performance,
the level of downward routing is determined by the traffic counters.
These counters predict the workload at each router along the verti-
cal pillar and determine the downward level. ’Pillar’ in this context
means a set of routers located in different layers and aligned on top
of each other. However, the implementation of this approach requires
an additional hardware circuit to store the values of these counts and
additional wiring to communicate them. This extra hardware will
increase quadratic with the increase of the number of stacked layers in
the chip. When the thermal limit of the chip is exceeded, they propose
to use vertical throttling combined with the DW-XYZ to mitigate heat
in the chip and at the same time route packets away from the throttled
paths.
The DW-XYZ method will migrate the workload only in the vertical
direction, assuming that the lower layers are cooler. This assumption
is true when the communication workload of the NoC is homogeneous,
which is not always the case; for example, assuming that the hotspots
(for instance, memory units in the multiprocessor system-on-chip
(MPSoC) are located in the lower layers. This is because memory units
have higher traffic intensity and would generate more heat; it is better
to be placed in the layers closer to the heatsink. In this case, the
DW-XYZ based approach on traffic is not likely to be able to migrate the
workload to an already congested lower layer. The other problem is
that the values of traffic counters need careful tuning, as they depend
on the traffic distribution and NoC capacity. Also, this method does
not exploit the cool paths within each layer, as it is limited only to
vertical migration of the workload.
A method which is more flexible in manoeuvring the packets away
from the hotter paths is required. A method which exploits cool paths
wherever they are and whenever they become available in the chip
would be desirable.
6.3 dynamic programming run-time thermal management
(dprtm)
6.3.1 System Overview
This work introduces an adaptive strategy based on dynamic program-
ming to effectively diffuse heat throughout the 3D-NoC (see Figure
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6.1). This method exploits any cool paths for routing, regardless of
their positions. This leads to better heat distribution and proactively
reduces the chances of thermal hotspot formation. This course of
action takes place as long as the thermal limit of the chip has not
been exceeded. This phase is called coolest path-first (CPF) (Figure
6.2a). A reactive strategy also proposed to take control when the chip
exceeds the thermal limit. In this case, distributed-throttling (DT) is
used to reduce the chip temperature and the routing strategy becomes
least throttled paths-first (LTPF) (Figure 6.2b). Thus a priority is given
to the least throttled paths among the available paths between the
source and destination of the packet. This will minimize the impact
of throttling on performance and will, also, aid faster cooling of the
throttled nodes.
The methodology used to implement the two regenerative routing
schemes is based on the dynamic programming network theory ex-
plained in detail in Section 5.3 in Chapter 5, with the exception that
the cost function used in the DP-network is changed to reflect the new
requirements, as can be seen in the next section.
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Figure 6.1: The proposed dynamic programming-based run-time thermal
management (DPRTM) for NoCs
6.3.2 Path Cost Computation
The key idea of the proposed approach is to use router temperature
(Tr) to assign a cost for the router during the proactive phase. This will
enable better thermal distribution and keep the chip under the thermal
limit for as long as possible. When the thermal limit is exceeded,
routing would be adapted to the irregularity introduced by throttling
during the reactive phase. Therefore, the throttling level (TRr) of each
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(a) coolest path-first (CPF) (b) least throttled paths-first (LTPF)
Figure 6.2: Illustration of the routing paths in DPRTM system.
router is introduced to the cost function. The cost of each routing node
in the proposed DP-network Cr is computed as follows:
Cr = α ∗ Tr +β ∗ TRr, (6.1)
where α and β are the weights assigned to router temperature and
throttling level respectively. Throttling has a very high impact on
performance. The cost introduced by throttling must dominate other
costs in order to make sure that the throttled paths are dominating
others. Therefore, weights are set such that during the proactive phase
(throttling is zero for all nodes), DP chooses the coolest path among the
available minimum paths between any source/destination pair (see
Figure 6.2a). When throttling occurs, DP must route packets away from
throttled paths even if the resulting routing path is non-minimum (see
Figure 6.2b). To ensure the throttling mechanic is carrying a heavy
weight, β is chosen significantly larger than α.
6.3.3 Coupling DPRTM with 3D-NoC
The DP-network approach is illustrated in Figure 6.3. It consists of
a network of distributed computational units. The topology of the
network resembles the defined graph topology, which is the com-
munication structure of a NoC. At each node, there is a computation
unit, which implements the DP shortest path calculations (Eq. 5.2 in
Chapter 5). The numerical solution of the unit will be propagated
to the neighbour units. The DP-network is tightly coupled with the
NoC and each computation unit locally exchanges control and system
parameters with the corresponding NoC node. The DP-network quickly
resolves the optimal solution [114] and will pass the control decisions
to the router. The cost can be communicated across the DP-network
by dedicated links. This will enable fast convergence of the network
to respond to rapid change in the cost function (e.g., when the cost
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function is the buffer level). Another option is to use the existing NoC
structure to propagate the DP-unit cost which will cause some delay in
the convergence of the DP-network. In this work, the cost is the temper-
ature and throttling level (which is determined by temperature). The
sampling time of temperature is in the order of 10’s of microseconds
or even a millisecond. This is a very long time period compared to
the clock frequency of the NoC communication fabric, which makes it
possible to use the existing NoC structure to propagate the cost of the
DP-network.
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6.3.4 Throttling Techniques
Throttling is an effective cooling technique suggested by many re-
searchers [148, 45, 109]. Once the chip temperature exceeds the thermal
limit, throttling will trade performance with temperature. Therefore,
a careful design of the throttling technique to minimize its impact
on performance and maximize the cooling efficiency of the chip is of
crucial importance. In [45], because their routing adaptation strategy
is limited to downward routing, vertical throttling is employed. De-
pending on the temperature level, the whole pillar, all tiles in different
layers but with the same planar coordinates, may be throttled to miti-
gate heat. This method is effective in terms of the cooling speed, but
has a high impact on performance of the NoC because the throttling is
done pillar-wise. Also, there is a need to communicate the temperature
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(and the traffic count in the proactive phase) among the routers that
belongs to the same pillar, which requires wiring overhead. In this
work, however, our proposed routing strategy is more resilient and
thus a DT is employed. Each node (tile) decides its throttling level
depending on whether its temperature exceeds the thermal limit or
not (see Algorithm 6.1). Note that in this throttling technique the
decision is taken locally by the node, hence there is no need for extra
wiring to communicate temperature in order to decide the throttling
level. When the local node temperature Tn is above the thermal limit
of the chip TMAX, the throttling level Ln is increased by one level if
the temperature is lower than the maximum throttling level. When Tn
is below TMAX, the throttling level Lr is decreased by one level if it is
not already zero.
Algorithm 6.1 Decide throttling level TRn(t) of the current node nc
Definitions: –
nc is the current node.
Ψ is the set of discrete throttling levels.
Input: –
Ln is the previous throttling level of nc.
Tn(t) is the temperature of nc.
TMAX is the chip thermal limit.
Output: –
TRn(t) is the current throttling level of nc.
L = |Ψ|,
1: if Tn(t) >= TMAX then
2: if Ln < L then
3: Ln = Ln + 1
4: end if
5: else
6: if Ln > 0 then
7: Ln = Ln − 1
8: end if
9: end if
10: TRn(t) = Ψ(Ln)
6.3.5 NoC Routing in the DPRTM
Algorithm 6.2 presents the operations required for updating the rout-
ing directions with a DP-network. At each node unit, there are k inputs
from the k neighbour nodes for the expected costs. The local router
temperature comes from distributed embedded sensors in the chip,
similar to any of the proposed on-chip sensors in [150, 48]. While the
throttling level is computed locally in each node by Algorithm 6.1.
The output of the DP-unit at node nc is the updated expected cost
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V∗(nc,nd) and is sent to all adjacent nodes. The main algorithm is
outlined in lines 1− 11. For each given destination nd and direction
k, the expected cost will be computed and the minimum cost will
be selected, as stated in line 9. The optimal direction for routing is
computed and used to update the routing directions, as stated in line
10. The cost function used in this algorithm is defined in Eq. 6.1.
6.3.6 DPRTM Deadlock Freedom
To guarantee the deadlock freedom of the proposed routing algo-
rithm, the negative-first turn model [65] is adopted to avoid deadlocks.
Negative-first routing has better degree of adaptiveness than other
types of turn-model routing, in particular the west-first and the north-
last. The negative-first turn model prohibits two turns in 2D mesh
networks and six turns for 3D mesh NoC to guarantee freedom from
deadlock. Therefore, the following turns are removed: the south-west,
south-down, east-north, east-down, up-west and up-north. Thus, no cycle
can be formed in the channel dependency graph and the routing will
never form a cycle in the network. Alternatively, other turn models,
such west-first, north-last and odd-even [47], can also be applied in the
proposed DPRTM to avoid deadlock with a similar performance at the
designer’s disposal.
6.4 hardware implementation
To implement the proposed DP-network, a number of different strate-
gies can be investigated. For example, the DP-network can be realized
using an asynchronous circuit, similar to that proposed in Chapter
3 regarding run-time deadlock detection. Another possible approach
would be to use an analog circuit design scheme which could en-
able high performance and low power realization as in [120, 119].
Alternatively, this section investigates the hardware realization of the
DP-network using synchronous circuits. The aim is to realize a DP-
network hardware that augments NoC’s routers to provide an adaptive
strategy to diffuse heat throughout the chip geometry. The resultant
hardware overhead is reported in terms of circuit (DP-unit) and inter-
connects (DP-links) which both constitute the proposed DP-network.
Figure 6.4 shows the architecture of a router, which enables dynamic
thermal-aware routing. The architecture supports 3D mesh NoC. The
router circuit is the state-of-the-art design [134, 25] for 2D mesh with an
additional two channels for upper and lower layers (labelled as Up and
Down). The design is augmented by an additional block (depicted with
a dotted line) which implements the proposed adaptive strategy. The
temperature sensor circuit provides the DP computational unit with the
local cost. The local cost and the costs coming from upstream routers
(neighbour routers) are used to compute the cost-to-go which will be
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Algorithm 6.2 Pseudo code for computing the routing directions per-
formed by each DP-unit of the proposed DPRTM system
Definitions: –
nc is the current node,
N(nc) is all neighbor nodes of node nc,
par denotes parallel operations.
Inputs: –
nd is the destination node,
V∗(i,nd) ∀i ∈ N(nc), the costs for all neighbors of nc to nd,
Tc is the current node local temperature.
TRc is the current node throttling level (determined by Algorithm
6.1).
Outputs: –
µ(nc,nd) is the optimal direction from node nc to nd,
V∗(nc,nd) is the optimal cost form node nc to nd.
1: if nd = nc then
2: V∗(nc,nd) = 0
3: µ(nc,nd) = Local_IP
4: else
5: Local_Cost = αTc +βTRc
6: par for all directions k ∈ N(nc) do
7: V ′(nc,k,nd) = V(k,nd) + Local_Cost
8: end par for all
9: V∗(nc,nd) = min∀kV ′(nc,k,nd)
10: µ(nc,nd) = arg min∀kV
′(nc,k,nd) {Update optimal routing
directions}
11: end if
propagated to all neighbour routers. The design so far merely consists
of combinational circuits. However, the control unit block shown in
the figure is a mixture of sequential and combinational circuits. It can
be realized simply by using a synchronous counter and a few logic
gates. The counter provides a sign to indicate which node is regarded
as the destination and also supplies an address reference to update the
routing directions inside the router. The implementation presumes a
router supporting routing table to store the routing directions for each
particular destination in the network. The DP-network successively
updates these routing directions.
The DP-unit produces zero as a cost-to-go if the current router
identification (ID) number is equal to the destination ID (i.e., the target
destination is the current node), otherwise the DP-unit outputs the re-
sult of the DP computation. The coolest path computation presented in
Section 5.3.2 is implemented using the DP computational unit, which
is shown in more detail in Figure 6.5. The DP-units from different
routers in the NoC are interconnected so as to form a DP-network. The
coolest path computation necessitates a minimum operation to evalu-
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The computation unit is integrated to the local router to enable
dynamic thermal-aware routing. The DP computational unit inter-
connects with other DP-units locating at adjacent tiles.
ate and compare the coming costs from neighbour routers. This can be
realized using comparators and data multiplexers. Also, an adder is
required to sum the local router cost (see Eq. 6.1) with the minimum
cost coming from the upstream routers. Moreover, another data mul-
tiplexer is needed to output the associated action for the minimum
expected cost. Therefore, the basic circuit in a DP computational unit
for a 3D mesh NoC comprises of two adders, six comparators and six
data multiplexers. The DP-unit circuit is also required to compute the
best routing direction for the particular received destination (indicated
by the Destination ID) and then updates the routing table located in
the Routing & Arbitration block, see Figure 6.4. This operation requires
another four data multiplexers (3-bit each for the six directions router
presented in the figure).
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6.5 results and discussion
6.5.1 Evaluation Methodology
Several experiments are conducted on 3D-NoC based CMP to evaluate
the proposed DPRTM system. The CMP configuration is adopted from
the Intel 80-Tiles chip [157]. The floorplan of the evaluated chip is
arranged as an 8× 8× 4 3D matrix of tiles (core + router + links).
Moreover, XYZ routing with global-throttling (GT) and the RTM scheme
proposed in [45] are modelled and their results are compared with the
proposed DPRTM scheme. The RTM scheme proposed in [45] comprises
the following: 1) the traffic-aware downward (TADW) routing for the
proactive phase; 2) vertical-throttling (VT) for thermal mitigation; and
3) the thermal-aware vertical throttling (TAVT) for the reactive phase.
A 3D-NoC interconnected as a mesh topology is chosen with seven
port router architectures as a natural extension to the five port routers
used in 2D mesh. Each input channel consists of eight flit buffers and
the packet size consists of 16 flits. The results are captured after a
warm up period of 10, 000 clock cycles. The initial silicon temperature
and the ambient temperature are assumed 25oC, similar to previous
work [148].
6.5.2 Proactive Routing Evaluation Results
Several experiments are conducted to evaluate the effectiveness of
the proposed CPF routing algorithm in the proactive phase such that
there is no thermal limit imposed on the NoC. The first experiment
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presented in Figure 6.6 shows the maximum temperature of each layer
in the simulated NoC with an increase of the PIR for different routing
algorithms. The maximum chip temperature can reach up to 140oC in
case of XYZ routing (Figure 6.6a), 101oC for the CPF routing (Figure
6.6a) and 93oC for the TADW routing (Figure 6.6a) proposed in [45].
The differences in steady state maximum temperature curves among
different routing algorithms can be explained by referring to Figure 6.7.
This figure shows the performance of each of the routing algorithms
in terms of average network delay and the achievable throughout.
Because of the nature of the traffic used in this experiment (uniform
traffic distribution), the deterministic XYZ routing has superiority over
other adaptive routing algorithms, as has been repeatedly reported
in previous work [47, 65]. The higher throughput achieved by XYZ
routing means the NoC has been able to deliver more packets compared
to the other routing algorithms and thus consumed more power. The
more power consumed means more heat generated in the chip which
is very clear by comparing Figure (6.6a, 6.6b & 6.6c) and Figure 6.7.
Although the TADW is a modified version of XYZ routing, it behaves
the worst among the three routing algorithms. This is because the
migrated traffic towards the heatsink (Layer 3 in the experiment)
increases the average network delay and causes the NoC to prematurely
saturate. This is mainly for two reasons: 1) packets are highly likely to
take non-minimal routes (more hops) if the traffic counters are below
some threshold; 2) the migrated traffic will cause congestion in the
lower layers of the NoC. The TADW result obtained in Figure 6.7 is
consistent with the result presented in the TADW original paper [45]
(achieved only half the XYZ routing throughput).
Although the previous experiment gives a clear insight into the
overall performance and maximum temperature profile for each of the
routing algorithms, it cannot reveal clearly which routing algorithm
is performing better in the proactive phase. Therefore another exper-
iment was conducted in order to measure the network throughput,
average delay and PIR that causes the first violation for some thermal
limits. Table 6.1 presents the results of this experiment with three
different thermal limits (70oC, 75oC and 80oC). The chosen thermal
limits are in the reasonable working temperature range and in line
with the work [148]. The table also shows the proposed routing im-
provement over TADW. For instance, given 75oC as the thermal limit,
the CPF routing can achieve 14.5% higher throughput and 85.8% less
average network delay compared to TADW routing. This is because
the PIR at which the violation occurs is 0.009 in the case of the CPF
compared to 0.008 in the case of the TADW. This clearly demonstrates
the run-time dynamic capability of the proposed routing to manoeu-
vre packets to exploit the coolest paths which delayed the violation to
a higher PIR and therefore give the space to the NoC to deliver more
packets and hence improve the throughput.
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Figure 6.6: Maximum temperature of each layer for different routing algo-
rithms under uniform traffic distribution.
6.5 results and discussion 138
Figure 6.7: NoC performance results for different routing algorithms under
uniform traffic distribution.
Thermal limit = 70oC
Routing Algorithm Throughput Average Delay PIR
XYZ 0.0040 19.7 0.006
TADW 0.0061 86.1 0.007
CPF (proposed) 0.0062 22.2 0.007
CPF improvement over TADW 1.6% 74.2% 0%
Thermal limit = 75oC
XYZ 0.0074 20.2 0.0075
TADW 0.0086 159 0.0080
CPF 0.0101 25.7 0.0090
CPF improvement over TADW 14.5% 85.8% 11.1%
Thermal limit = 80oC
XYZ 0.0114 22.4 0.009
TADW 0.0129 253 0.0095
CPF 0.0145 45.2 0.010
CPF improvement over TADW 11.0% 82.2% 5.0%
Table 6.1: Achievable performance metrics for different routing algorithms
with different thermal limits under uniform traffic.
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Thermal limit = 70oC
Routing Algorithm Throughput Average Delay PIR
XYZ 0.0072 37.4 0.009
TADW 0.0071 115 0.009
CPF (proposed) 0.0106 27.2 0.011
CPF improvement over TADW 33% 76.5% 18.2%
Thermal limit = 75oC
XYZ 0.0087 73.3 0.010
TADW 0.0114 361 0.012
CPF 0.0128 34.4 0.012
CPF improvement over TADW 10.2% 90.5% 0%
Thermal limit = 80oC
XYZ 0.0122 180 0.012
TADW 0.0147 466 0.014
CPF 0.0171 72.0 0.015
CPF improvement over TADW 13.5% 84.5% 6.7%
Table 6.2: Achievable performance metrics for different routing algorithms
with different thermal limits under transpose traffic.
To investigate another traffic scenario, Figure 6.8 shows the maxi-
mum temperature of each layer for different routing algorithms under
transpose traffic. In this figure, the maximum temperature of Layer 0
can reach up to 108oC, 112oC and 88oC for the XYZ, CPF and TADW
routing algorithms respectively. In the same manner, this figure can
be explained using the NoC performance curves shown in Figure 6.9.
The CPF routing achieved around 25% improvement compared to XYZ
routing and 42% compared to TADW. This is certainly reflected in the
maximum temperature curves (Figure 6.8b), as the routing with CPF
generated more heat due to more power consumed to deliver more
packets.
Table 6.2 shows the achievable performance metrics with different
thermal limits under transpose traffic. Once again, the results suggest
that the proposed proactive routing improves all the performance
metrics compared to the other routing algorithms. CPF improvement
in terms of throughput ranges between 10 to 33 percent and, in terms
of network average delay, ranges between 76 to 90 percent compared
to TADW under different thermal limits. All the results presented so far,
for the proactive phase, lead to a very important conclusion that the
DP-network adaptive capabilities effectively diffuse heat throughout
the 3D geometry by converging to the coolest paths to route data in
NoC.
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(a) XYZ routing
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(c) TADW routing
Figure 6.8: Maximum temperature of each layer for different routing algo-
rithms under transpose traffic scenario.
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Figure 6.9: NoC performance results for different routing algorithms under
transpose traffic scenario.
6.5.3 Reactive Routing Evaluation Results
In this section, the aim is to evaluate the effectiveness of the proposed
reactive LTPF based routing which is primarily designed to avoid any
throttled routers as far as possible. Thus, similar to the proactive
phase, experiments are carried out with only one change. This change
is basically a set of throttled routers imposed in the centre of the
NoC which imitates a hotspot taking place in the centre. The hotspot
takes place in the centre of the layer farthest from the heatsink and it
reduces in the following layers closer to the heatsink and disappears
in the last layer (Layer 3). The shape of the hotspot resembles a
reverse pyramid, similar to the one illustrated in Figure 6.2. Therefore
the throttled routers are arranged 4× 4 in Layer 0 with a throttling
level of 50% and the next two layers (Layer 1 and Layer 2) consist of
2× 2 routers throttled 20% and 10% respectively. Figure 6.10a shows
the performance results of the three routing algorithms (XYZ, TADW
and LTPF) evaluated in the proactive phase under uniform distributed
traffic. As a general observation, all the routing algorithms lose some
percentage from their throughput acquired in the proactive phase
because of the imposed throttled routers (around 10% of NoC routers
are throttled). However, the reduction in performance is not equal
and this study argues that the percentage of the performance loss will
reflect how effective the routing algorithm can be in the reactive phase.
The figure clearly shows that LTPF dominates the performance among
all the rest, as it loses only 39% of its original throughput without
throttling (see Figure 6.7), while the XYZ and TADW lose 73% and 49%
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respectively. Similar patterns can be observed for the fixed throttling
with transpose traffic (see Figure 6.10b).
6.5.4 DPRTM Evaluation Results
The main task for any RTM system is to regulate the maximum tem-
perature of the chip below some predefined temperature threshold
(set-point). This can mainly be achieved by monitoring the router’s
temperature and preventing it from exceeding the thermal threshold.
The control action to regulate the temperature is the throttling. In this
section, several experiments are conducted to investigate the proposed
DPRTM (see Section 6.3) which comprises the dynamic-programming
based routing and the DT. The DPRTM results are compared to the TAVT
proposed in [45] which comprises the TADW routing and the VT.
The results shown in Figure 6.11 are the resulting maximum tem-
perature, throughput and network availability for XYZ with global-
throttling (XYZ-GT) as well as both TAVT and DPRTM methods and for
800 µs of simulation time with a thermal limit of 70 oC. It can be ob-
served that all three methods succeeded in regulating the temperature
of the chip to the desired limit (Figure 6.11a). However, their resulting
throughputs (see Figure 6.11b) during the regulation process are dif-
ferent. XYZ-GT has the highest variation of throughput between zero
and the maximum throughput. The change is taking place, almost, at
every other regulation sample. For TAVT, the throughput fluctuations
are lower than XYZ-GT, but it still experiences considerable variations
around its mean. DPRTM has the lowest variation of throughput among
the three methods, which indicates the ability of DPRTM to deliver
consistent quality of service under a fixed thermal constraint. On
average, the throughput for DPRTM is higher than TAVT (see Tables 6.3
and Tables 6.4).
The network availability results are shown in Figure 6.11. Network
availability here is simply the percentage of available routers in the
presence of throttling. It should be noted that both XYZ-GT and TAVT
started to throttle the network at t=130 µs, while DPRTM did not need
to start throttling until t=280 µs. This indicates the ability of DPRTM to
keep the temperature under the thermal limit, in the proactive phase,
for longer. This is due to its higher capability to diffuse heat over the
chip. This observation is also consistent with the results presented in
Section 6.5.2.
When the thermal limit is exceeded, the three methods behave
differently. XYZ-GT availability (Figure 6.11c) alternates between 0%
and 100%. This is because it has the highest cooling speed caused by
GT. However, this leads to rapid changes in the throughput described
earlier, since no smart technique is employed either for throttling or
for routing. The availability for TAVT (Figure 6.11d) does not reach
zero, but fluctuates considerably and continuously to comply with
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(a) uniform traffic
(b) transpose traffic
Figure 6.10: Performance results for different routing algorithms under fixed
throttled routers concentrated in the centre of the NoC.
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Thermal limit = 70oC
RTM method Availability Throughput ATtAT
TAVT 98.9% 0.0417 0.0422
DPRTM 87.9% 0.0426 0.0484
DPRTM improvement over TAVT = 14.83%
Thermal limit = 75oC
TAVT 99.1% 0.0474 0.0478
DPRTM 91.3% 0.0482 0.0528
DPRTM improvement over TAVT = 10.39%
Thermal limit = 80oC
TAVT 99.8% 0.0517 0.0518
DPRTM 95.3% 0.0551 0.0578
DPRTM improvement over TAVT = 11.63%
Table 6.3: The resulting network availability and the corresponding through-
put different thermal limits for both RTM methods under uniform
traffic.
the thermal constraint. In contrast to TAVT, the proposed method
(DPRTM) is capable of delivering consistent network availability under
thermal constraint. This is because the reactive and proactive schemes
employed in the proposed DPRTM are interchanging to optimize the
routing pathways depending on the critical temperature thresholds,
throttled paths and the traffic developments.
Tables 6.3 and 6.4 summarize the results of network availability
and throughput for both TAVT and DPRTM and a range of thermal con-
straints. It can be observed that TAVT has higher network availability
(on average) due to its aggressive throttling mechanism which enables
fast chip cooling. For DPRTM, DT, which has a slightly slower cooling
rate compared to VT, was employed. In general, higher throughput
leads to higher power and thus temperature which requires higher
throttling under a thermal limit. Thus, it was noticed that both meth-
ods will achieve approximately the same average throughputs. How-
ever, DPRTM delivers more throughput given the same network avail-
ability (see section 6.5.3). Thus, to measure the efficacy of both meth-
ods, the ratio of average-throughput to average-availability (ATtAT) is
introduced, as follows:
ATtAT =
average_throughput
average_availability
. (6.2)
Using this metric, it can be observed that DPRTM is better than TAVT
for both uniform and transpose traffics and for different thermal limits.
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(a) Chip maximum temperature (b) The corresponding throughput
(c) The resulting network availability using XYZ-GT (d) The resulting network availability using TAVT
(e) The resulting network availability using DPRTM
Figure 6.11: The results of temperature regulation for a thermal limit of 70
oC for different RTM methods
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Thermal limit = 70oC
RTM method Availability Throughput ATtAT
TAVT 98.4% 0.0434 0.0441
DPRTM 82.4% 0.0412 0.0499
DPRTM improvement over TAVT = 13.1%
Thermal limit = 75oC
TAVT 99.4% 0.0474 0.0477
DPRTM 87.4% 0.0478 0.0547
DPRTM improvement over TAVT = 14.6%
Thermal limit = 80oC
TAVT 99.34% 0.0516 0.0519
DPRTM 91.8% 0.0564 0.0614
DPRTM improvement over TAVT = 18.3%
Table 6.4: The resulting network availability and the corresponding through-
put different thermal limits for both RTM methods under transpose
traffic.
6.5.5 Area and Power Estimation
It is crucial in designing NoC that any additional hardware should not
consume a large percentage of silicon area compared to the router
and IP core blocks. Power consumption is also an important system
performance metric. To evaluate the area and power overhead of the
proposed method, the design of the DP computation unit presented
earlier is expressed in Hardware Description Language (Verilog) for a
2D and 3D mesh NoC. This is then synthesized using Synopsys Design
Compiler and mapped onto the FARADAY UMC 65nm technology
library. Table 6.5 summarizes the result for the area and power esti-
mations of the router augmented by the DP-unit for 2D and 3D mesh
NoC with different network grid size. It also shows the area and power
overhead added by the DP-unit to the total router area and power,
which have been estimated using ORION 2.0 [94]. It is clear that the
overhead (both area and power) increases with the increases in the
NoC grid size and this is because the DP-unit is implemented in this
work using table-based routing. However, the overhead is not that big.
For instance, the area overhead is 0.59% and the power overhead is
0.4% with respect to the router for a NoC with a size slightly bigger
than the one used in Intel 80 tiles Teraflop chip. The router operat-
ing frequency is assumed 3GHz, similar to [157], while the DP-unit
frequency is calculated using Eq.5.7. Assume a chip similar to Intel
teraflop [157], i.e., the number of destinations is 80, NoC, diameter is
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NoC size Area
(mm2)
Power
(W)
Area
overhead
Power
overhead
8× 8 0.334 0.488 0.39% 0.2%
10× 10 0.334 0.489 0.59% 0.4%
4× 4× 3 0.434 0.672 0.36% 0.2%
8× 8× 3 0.437 0.672 1.13% 0.6%
10× 10× 3 0.439 0.673 1.69% 1.0%
Table 6.5: Router plus DP-unit area and power synthesization result
18 and with 10us being the temperature sampling time (as suggested
by [152, 84, 85]), then clocking the DP-unit with 200MHz will suffice.
The DP-network cost can be communicated across the NoC by dedi-
cated links. This will enable fast convergence of the network to respond
to rapid change in the cost function. Another approach is to use the
existing NoC structure to propagate the DP-unit cost which will cause
some delay in the convergence of the DP-network. In this work, the
cost is the temperature and throttling level (which is determined by
temperature). The sampling time of temperature is in the order of
10’s of microseconds or even a millisecond. Thus both approaches are
possible at the designer’s disposal. If dedicated links are used for the
implementation then the total number of extra wires required can be
computed using the following formula:
DPwires = s(n+m), (6.3)
where n and m are the numbers of input and output channels respec-
tively and s is the number of bits to represent the cost_to_go value.
The overhead of the DP-interconnects for the data used in this study’s
experiments was evaluated with the following: n = m = 5 for 2D
mesh NoC, n = m = 7 for 3D mesh NoC, flit size of 39 bits and s with
10 bits resolution. Since the DP-unit operating frequency is quite low
compared to the NoC operating frequency, this study suggests serializ-
ing the DP-interconnect and increasing DP-unit operating frequency to
save area. For instance, instead of running the DP-unit at 200MHz, it
can be run at 1GHz, thus saving 80% of the DP-interconnect area. The
Orion 2.0 simulator [94] was used to estimate the link area and power.
Table 6.6 shows the NoC and DP link area, as well as power and the per-
centage overhead added by the DP-interconnect. The DP-interconnect
overheads are very small and will become smaller if bigger flit sizes
are used in NoC. A 1GHz as the DP-unit clock frequency and 2 serial
wires to communicate the cost-to-go between the DP-units are used
evaluate the results in Table 6.5 & 6.6.
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NoC
type
Link area
(um2)
Link power
(uW)
Area
overhead
Power
overhead
2D mesh 2266 439 4.8% 0.2%
3D mesh 3174 614 4.9% 0.1%
Table 6.6: NoC plus DP-interconnects area and power result
6.6 summary and conclusions
Due to aggressive technology scaling and the migration towards multi-
layer 3D VLSI, future 3D NoC-based systems will face difficult challenges.
The most alarming challenge is the thermal one. For 3D-NoC-based
CMP, both communication and computation workload contribute in
heat generation. However, it has been reported that for some communi-
cation centric applications, routers can dominate processing elements
as a heat source. Thus, proper management of communication can
achieve thermal mitigation for the whole chip. This chapter proposes
an adaptive, collaborative dynamic programming-based thermal man-
agement system for NoC (DPRTM). It manages the routing workload
dynamically to achieve thermal mitigation and control. Routing in
DPRTM adapts in two modes: coolest path-first (CPF) and least throt-
tled paths-first (LTPF). The first mode is active while the chip works
within the thermal limit and is aimed to diffuse heat from the 3D
chip geometry and prevent thermal hotspots for as long as possible.
When the thermal limit is violated, DPRTM responds by throttling the
routers where violation takes place. This action introduces irregularity
in terms of communication performance in the network. Thus, DPRTM
adapts to this irregularity by changing its routing strategy to give pri-
ority to the least throttled paths in order to minimize the performance
impact of throttling. Since the proposed routing adaptation strategy
is resilient to any throttling taking place, a distribute clock throttling
strategy is employed in the DPRTM. Hence, each router decides upon
its throttling level depending on whether its temperature exceeds the
thermal limit or not and thus the decision is taken locally by the router.
The proposed DPRTM is rigorously evaluated and the results show
that it overcomes other RTM systems in terms of adaptation efficiency
and thermal regulation. The comparisons are made with the state-
of-the-art XYZ routing combined with GT and a recent published
work [45] which consists of proactive and reactive routing and VT
schemes. Results show that DPRTM achieves up to 33% improvement
in throughput compared to other RTM systems for 3D-NoC under the
same thermal constraints.
As a future direction, it is important to investigate the methodology
of using different cost functions to implement the DP-network and
evaluate their performance impact. Exploring the benefits of using
different throttling techniques with the proposed RTM system is also
6.6 summary and conclusions 149
another possible direction. Furthermore, the use of DVFS and other
temperature mitigation techniques with the proposed DPRTM can be
investigated.
7
C O N C L U S I O N S A N D F U T U R E W O R K
7.1 summary and conclusions
Recently there has been a paradigm shift from computation centric
towards communication centric in designing high performance com-
puting chips and SoCs. This shift has been fuelled by the need to handle
increasingly challenging on-chip communication in a low power and
scalable manner. One step forward to achieving this is the replace-
ment of on-chip buses with scalable on-chip network (or NoC). NoCs
quickly become essential to support the distributed VLSI design style
(e.g., SoCs and CMPs). In many cases in such systems, scheduling and
managing communication resources are the major design and imple-
mentation challenges rather than the compute resources. This thesis
has argued that design time methods may not be able to fully utilize
the underlying NoCs architecture to dynamically adapt to the traffic,
power and thermal constraints. This thesis has proposed and evalu-
ated a novel run-time management infrastructure for NoCs that can be
realized using a distributed architecture. The proposed infrastructure
can be defined and built to produce a run-time solution for different
on-chip network communication challenges. This section summarizes
the main work accomplished in this thesis, as well as presenting the
main conclusions.
Data routing becomes a critical issue in NoCs design due to the
limited area and power budgets inside the chip. Routing is a key
factor to determine the achievable network performance compared
to the ideal performance which is determined solely by the network
topology. Adaptive routing has very appealing features when it comes
to achievable performance and also other aspects like load balancing
and faults avoidance. However, NoCs with adaptive routing are sus-
ceptible to deadlock, which could lead to performance degradation or
system failure. Deadlocks are either avoided at design time or must be
detected at run-time. Avoiding deadlocks limits routing adaptivness
which is unnecessary [162]. This thesis studies deadlock detection in
NoCs and proposes an efficient run-time method which guarantees the
discovery of all true-deadlocks without false alarms, in contrast with
state-of-the-art approximation and heuristic approaches. Experimen-
tal results confirm the merits and the effectiveness of the proposed
method (TC-network). The new method eliminates the need for any
kind of time out mechanism and delivers true deadlock detections
independent of the network load and message lengths, rather than
approximating with congestion estimation, as in the existing meth-
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ods (as presented in Chapter 3). It has been observed that timing
based methods may produce two orders of magnitude more deadlock
alarms than the TC-network method. Combining the TC-network with
an end-to-end recovery scheme to produce a true adaptive routing
algorithm outperforms different routing algorithms based on dead-
lock avoidance (XY, odd-even and west-first). Moreover, the hardware
overhead for the TC-network has been examined and reported. The
method has also been applied to 3D-NoC and a prototype is fabricated
using three tiers chip interconnected using TSV technology. Prototype
testing results suggested that the TC-network is effective and detects
deadlock rapidly in a NoC platform.
The advent of 3D VLSI technologies promises to tackle the chal-
lenging global interconnects delay which becomes a performance
obstruction to on-chip systems design. A variety of vertical cross-die
interconnection techniques have been developed and TSV, in partic-
ular, offers the prospect to increase the integration capacity, besides
tackling the global interconnects issue. This thesis demonstrated the
effectiveness of using 3D-NoCs compared to 2D-NoCs using different de-
sign measures for different network sizes. The average shortest paths
length, network performance and deadlock formation rate all show
a considerable improvement when adopting 3D-NoCs compared to
2D-NoCs. This study has shown that the average shortest paths length
for 3D-NoCs is 2X to 3X smaller than a 2D version of NoCs with the same
number of nodes. It also shows 3D-NoCs can greatly improve the net-
work throughput and the saturation load compared to 2D-NoCs (around
100% throughput and saturation IR improvements, as demonstrated
in Chapter 4). Moreover, this study shows that deadlock formation
rate is lower in 3D-NoCs compared to 2D-NoCs due to the extra spatial
degree of freedom provided by the vertical channels. These findings
suggest that, in general, adopting 3D-NoC is advantageous in all the
studied aspects.
However, complex thermal behaviours prohibit the advancement
of 3D-NoCs based systems. This work introduced an adaptive strategy
to effectively diffuse heat throughout the 3D geometry. This strategy
employs a dynamic programming network to select and optimize the
direction of data manoeuvre in a NoC. This also led to developing a
tool chain, which is based on the accurate HotSpot thermal model and
SystemC cycle accurate model, to simulate the thermal system and
evaluate the proposed approach. The evaluation results demonstrated
that the proposed approach can significantly diffuse the hotspots from
a 3D geometry and maximum temperature can be reduced by 4oC
(see Chapter 5). Nevertheless, this is not enough and proper control
is required to guarantee not violating the thermal limit. Therefore,
this strategy has been extended to build an adaptive, collaborative
dynamic programming-based thermal management system for 3D-NoC
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(DPRTM). It manages the routing workload dynamically to achieve
thermal mitigation and control.
Routing in DPRTM adapts in two modes: coolest path-first (CPF) and
least throttled paths-first (LTPF). The first mode is active while the chip
works within the thermal limit and is aimed to diffuse heat from the
3D chip geometry and prevent thermal hotspots for as long as possible.
When the thermal limit is violated, DPRTM responds by throttling the
routers where violation takes place. This action introduces irregularity
in terms of communication performance in the network. Thus, DPRTM
adapts to this irregularity by changing its routing strategy to give
priority to the least throttled paths in order to minimize the perfor-
mance impact of throttling. A distribute clock throttling strategy is
employed in the DPRTM. Hence, each router decides upon its throt-
tling level depending on whether its temperature exceeds the thermal
limit or not and thus the decision is taken locally by the router. The
proposed DPRTM is rigorously evaluated and the results show that it
overcomes other RTM systems in terms of adaptation efficiency and
thermal regulation. The comparisons are made with the state-of-the-
art XYZ routing combined with GT and a recent published work [45]
which consists of proactive and reactive routing and VT schemes. The
results of this investigation show that DPRTM achieves up to 33% im-
provement in throughput compared to other RTM systems for 3D-NoC
under the same thermal constraints (see Chapter 6).
7.2 future work
Future prospects for the work presented in this thesis can be classified
as short-term and long-term research directions.
In the short-term, it is recommended that further research be under-
taken in the following areas: deadlock recovery, 3D-NoCs architecture
exploration and design, thermal mitigation and thermal management.
In the deadlock recovery area, the work in this thesis can be extended
by investigating a novel method for recovering detected deadlocks in
NoCs. The existing mechanisms [22, 96, 123] were originally proposed
for off-chip networks and it would be interesting to devise a new
scheme to explore NoCs specific features. This could then be combined
with the proposed TC-network method and evaluated in a large-scale
3D-NoCs based system.
In terms of 3D-NoCs, it is suggested that further investigation is
required to find the best network architecture and topology that fit
the existing and future 3D integration technologies. TSVs technique to
integrate multiple wafer/die in a chip has the potential over all the
other existing techniques in terms of reducing the parasitic and high
interconnection density. However, there are concerns when it comes to
yield and area overhead. Future research should therefore concentrate
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on the investigation of efficient NoC architecture that engages with
these concerns.
In terms of thermal mitigation, hotspots diffusion and management,
the work presented in thesis could be continued and extended in
different ways:
• Investigating the methodology of using different cost functions
for the DP-network, such as imposing non-linear weights to
different layers in the stacked chip, adding traffic prediction
counters to improve network performance.
• Examining the use of different deadlock avoidance rules that
maximize the adaptiveness of the DPRTM system (e.g., odd-even).
• Exploring the effect of using different clock throttling techniques
(e.g., VT).
• Assessing the effects of using the DVFS as a heat mitigation
method instead of clock throttling.
• Evaluating the performance of the proposed DPRTM with differ-
ent network topologies (e.g., 3D torus) with more sophisticated
flow control techniques (e.g., virtual channel (VC)).
In the long-term, the proposed dynamic programming based run-
time resource management infrastructure can be extended to investi-
gate different run-time NoCs challenges. A number of possible future
studies using a similar design methodology are apparent; for example:
fault tolerant routing, managing the voltage and frequency islands in
DVFS based system, network monitoring and debugging.
Routers and interconnects of SoCs and CMPs fabricated in deep sub-
micron technology face a variety of reliability issues such as: increases
in vulnerability to physical phenomena (e.g., alpha particle strike,
electro-migration, cross-talk, etc.), device level interaction, manufac-
turing defects and PVT variation. This makes the reliability of on-chip
communication crucial. In this context, a fault tolerant adaptive rout-
ing algorithm is required to avoid faulty paths or regions. This could
be a fertile research area to investigate the competence of the dynamic
programming routing to guide packets through the NoCs (similar to
least throttled path first routing proposed in Chapter 6).
Dynamic voltage and frequency scaling exhibits excellent results
for improving the energy efficiency of the multicore processor chip.
It has been used in many of Intel prototype CMPs at a tile-granularity
[143, 87]. Managing this fine-grain voltage and frequency island at
run-time to handle different traffic load in NoCs is a promising research
direction.
The design of SoCs and CMPs based NoCs is facing observability and
controllability issues of deeply integrated IP cores, routers and inter-
connects, for the purpose of monitoring and application debugging
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[159, 69]. The design methodology presented in this work could be
used to investigate these issues.
Part II
Thesis Appendices
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A
FA B R I C AT E D 3D C H I P S U P P L E M E N TA RY
M AT E R I A L S
Figure A.1: Snapshot for the fabricated 3D stacked three-layer chip in the
package after removing the top cover
Figure A.2: Snapshot from the digital signal analyzer showing the start of TC
computation and the deadlock detection signal (detection time
equal to 7.9 ns)
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Table A.1: Complete list of I/O pins map of the fabricated chip
Pin # Description Pin # Description
1 vee 35 vee
2 vdd 36 L0C0R0OUT_isZero
3 L0RowEnableA0 37 L0C0R0OUT_A0
4 L1RowEnableA0 38 L2C0R0OUT_isZero
5 L0RowEnableA1 39 L1C0R0OUT_isZero
6 L2ColEnableA1 40 L1ColisSourceEN
7 L0ColEnableA1 41 L2ColisSourceA1
8 L0EnableEN 42 L2ColisSourceA0
9 L1EnableEN 43 L1RowisSourceEN
10 L2EnableEN 44 inv_chain_output
11 L2RowEnableA1 45 L2RowisSourceA1
12 L1Regbus<4> 46 L1RowisSourceA1
13 L1Regbus<0> 47 L1RowisSourceA0
14 L0ColisSourceA0 48 L2ColisSourceEN
15 clk 49 L2RowEnableA0
16 L1Regbus<3> 50 L1RowEnableA1
17 L0ColisSourceA1 51 vee
18 vdd 52 vdd
19 vee 53 L1ColisSourceA1
20 L1Regbus<2> 54 L0Regbus<1>
21 L1Regbus<1> 55 L0Regbus<2>
22 L0ColisSourceEN 56 L0Regbus<3>
23 L1Regbus<5> 57 L1ColisSourceA0
24 L0Regbus<4> 58 L2Regbus<3>
25 L2RowisSourceA0 59 L2Regbus<2>
26 L2Regbus<4> 60 L2Regbus<1>
27 L0Regbus<0> 61 L2Regbus<0>
28 L1C0R0OUT_A0 62 L1ColEnableA0
29 L2C0R0OUT_A0 63 L2ColEnableA0
30 L1C0R0OUT_A1 64 L0ColEnableA0
31 vdd 65 L1ColEnableA1
32 L2C0R0OUT_A1 66 L0RowisSourceA1
33 L0C0R0OUT_A1 67 L0RowisSourceA0
34 vdd 68 L0RowisSourceEN
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Figure A.3: Oscilloscope capture showing deadlock detection (loop size 4)
 
Figure A.4: Oscilloscope capture showing deadlock detection (loop size 6)
 
Figure A.5: Oscilloscope capture showing deadlock detection (loop size 8)
fabricated 3d chip supplementary materials 159
 
Figure A.6: Oscilloscope capture showing deadlock detection (loop size 10)
 
Figure A.7: Oscilloscope capture showing deadlock detection (loop size 12)
 
Figure A.8: Oscilloscope capture showing deadlock detection(loop size 14)
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Figure A.9: Oscilloscope capture showing the output of the through layers
(3D-IC) ring oscillator
B
T H E R M A L M AT E R I A L PA R A M E T E R S
Table B.1 summarizes parameter values of the die layers and IC pack-
age layers (e.g., material and dimensions) used in Chapter 5. These
materials are fed to HotSpot thermal model with the power traces gen-
erated from NoC’s simulator to estimate the temperature at different
part of the chip.
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